

# IO LINK/BREAKOUT BOARD

## TMDS64DC01EVM/TMDS243DC01EVM

### TABLE OF CONTENTS

PAGE	CONTENTS
1	TABLE OF CONTENTS
2	REVISION HISTORY
3	BLOCK DIAGRAM
4	HSE CONNECTOR
5	PRG SIGNALS
6	GPMC & PERIPHERAL COMMUNICATION SIGNALS
7	LED'S
8	IO LINK TRANCIEVER[1:4]
9	IO LINK TRANCIEVER[5:8]
10	SMART SWITCH
11	POWER AND ADC SECTION
12	HARDWARE SCHEMATIC

REV	A
VER	1.0

Designed for TI by Mistral Solutions Pvt Ltd



Title: TABLE OF CONTENTS

Size	Variant Name = PROC102A(002) TMDS243DC01EVM	Rev
C		E1
Date:	Thursday, September 16, 2021	Sheet 1 of 12

## REVISION HISTORY

REV #	VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
A	0.1	09-06-2021	Schmeatic Imported from REV E1	Mistral Design Team	RAKESH RAJDEV	AJIT MB
A	1.0	09-06-2021	Added Diode at Base of transistor for Voltage Spike Protection on TX line of IO Link PHY Changed Resistors R78 R79 R84 R85 R90 R91 R96 R97 to 240E Baselined	Mistral Design Team	RAKESH RAJDEV	AJIT MB


Designed for TI by Mistral Solutions Pvt Ltd





Title REV HISTORY

Size	Variant Name = PROC102A(002) TMDS243DC01EVM	Rev
C		E1
Date:	Wednesday, June 09, 2021	Sheet 2 of 12

# BLOCK DIAGRAM





# HSE CONNECTOR





### Off Page Connections

PRG0_PRUIGP00	PRG0_PRUIGP00
PRG0_PRUIGP01	PRG0_PRUIGP01
PRG0_PRUIGP02	PRG0_PRUIGP02
PRG0_PRUIGP03	PRG0_PRUIGP03
PRG0_PRUIGP04	PRG0_PRUIGP04
PRG0_PRUIGP05	PRG0_PRUIGP05
PRG0_PRUIGP06	PRG0_PRUIGP06
PRG0_PRUIGP07	PRG0_PRUIGP07
PRG0_PRUIGP08	PRG0_PRUIGP08
PRG0_PRUIGP09	PRG0_PRUIGP09
PRG0_PRUIGP10	PRG0_PRUIGP10
PRG0_PRUIGP11	PRG0_PRUIGP11
PRG0_PRUIGP12	PRG0_PRUIGP12
PRG0_PRUIGP13	PRG0_PRUIGP13
PRG0_PRUIGP14	PRG0_PRUIGP14
PRG0_PRUIGP15	PRG0_PRUIGP15
PRG0_PRUIGP16	PRG0_PRUIGP16
PRG0_PRUIGP17	PRG0_PRUIGP17
PRG0_PRUIGP18	PRG0_PRUIGP18
PRG0_PRUIGP19	PRG0_PRUIGP19
PRG0_PRUIGP20	PRG0_PRUIGP20
PRG0_PRUIGP21	PRG0_PRUIGP21
PRG0_PRUIGP22	PRG0_PRUIGP22
PRG0_PRUIGP23	PRG0_PRUIGP23
PRG0_PRUIGP24	PRG0_PRUIGP24
PRG0_PRUIGP25	PRG0_PRUIGP25
PRG0_PRUIGP26	PRG0_PRUIGP26
PRG0_PRUIGP27	PRG0_PRUIGP27
PRG0_PRUIGP28	PRG0_PRUIGP28
PRG0_PRUIGP29	PRG0_PRUIGP29
PRG0_PRUIGP30	PRG0_PRUIGP30
PRG0_PRUIGP31	PRG0_PRUIGP31
PRG0_PRUIGP32	PRG0_PRUIGP32
PRG0_PRUIGP33	PRG0_PRUIGP33
PRG0_PRUIGP34	PRG0_PRUIGP34
PRG0_PRUIGP35	PRG0_PRUIGP35
PRG0_PRUIGP36	PRG0_PRUIGP36
PRG0_PRUIGP37	PRG0_PRUIGP37
PRG0_PRUIGP38	PRG0_PRUIGP38
PRG0_PRUIGP39	PRG0_PRUIGP39
PRG0_PRUIGP40	PRG0_PRUIGP40
PRG0_PRUIGP41	PRG0_PRUIGP41
PRG0_PRUIGP42	PRG0_PRUIGP42
PRG0_PRUIGP43	PRG0_PRUIGP43
PRG0_PRUIGP44	PRG0_PRUIGP44
PRG0_PRUIGP45	PRG0_PRUIGP45
PRG0_PRUIGP46	PRG0_PRUIGP46
PRG0_PRUIGP47	PRG0_PRUIGP47
PRG0_PRUIGP48	PRG0_PRUIGP48
PRG0_PRUIGP49	PRG0_PRUIGP49
PRG0_PRUIGP50	PRG0_PRUIGP50
PRG0_PRUIGP51	PRG0_PRUIGP51
PRG0_PRUIGP52	PRG0_PRUIGP52
PRG0_PRUIGP53	PRG0_PRUIGP53
PRG0_PRUIGP54	PRG0_PRUIGP54
PRG0_PRUIGP55	PRG0_PRUIGP55
PRG0_PRUIGP56	PRG0_PRUIGP56
PRG0_PRUIGP57	PRG0_PRUIGP57
PRG0_PRUIGP58	PRG0_PRUIGP58
PRG0_PRUIGP59	PRG0_PRUIGP59
PRG0_PRUIGP60	PRG0_PRUIGP60
PRG0_PRUIGP61	PRG0_PRUIGP61
PRG0_PRUIGP62	PRG0_PRUIGP62
PRG0_PRUIGP63	PRG0_PRUIGP63
PRG0_PRUIGP64	PRG0_PRUIGP64
PRG0_PRUIGP65	PRG0_PRUIGP65
PRG0_PRUIGP66	PRG0_PRUIGP66
PRG0_PRUIGP67	PRG0_PRUIGP67
PRG0_PRUIGP68	PRG0_PRUIGP68
PRG0_PRUIGP69	PRG0_PRUIGP69
PRG0_PRUIGP70	PRG0_PRUIGP70
PRG0_PRUIGP71	PRG0_PRUIGP71
PRG0_PRUIGP72	PRG0_PRUIGP72
PRG0_PRUIGP73	PRG0_PRUIGP73
PRG0_PRUIGP74	PRG0_PRUIGP74
PRG0_PRUIGP75	PRG0_PRUIGP75
PRG0_PRUIGP76	PRG0_PRUIGP76
PRG0_PRUIGP77	PRG0_PRUIGP77
PRG0_PRUIGP78	PRG0_PRUIGP78
PRG0_PRUIGP79	PRG0_PRUIGP79
PRG0_PRUIGP80	PRG0_PRUIGP80
PRG0_PRUIGP81	PRG0_PRUIGP81
PRG0_PRUIGP82	PRG0_PRUIGP82
PRG0_PRUIGP83	PRG0_PRUIGP83
PRG0_PRUIGP84	PRG0_PRUIGP84
PRG0_PRUIGP85	PRG0_PRUIGP85
PRG0_PRUIGP86	PRG0_PRUIGP86
PRG0_PRUIGP87	PRG0_PRUIGP87
PRG0_PRUIGP88	PRG0_PRUIGP88
PRG0_PRUIGP89	PRG0_PRUIGP89
PRG0_PRUIGP90	PRG0_PRUIGP90
PRG0_PRUIGP91	PRG0_PRUIGP91
PRG0_PRUIGP92	PRG0_PRUIGP92
PRG0_PRUIGP93	PRG0_PRUIGP93
PRG0_PRUIGP94	PRG0_PRUIGP94
PRG0_PRUIGP95	PRG0_PRUIGP95
PRG0_PRUIGP96	PRG0_PRUIGP96
PRG0_PRUIGP97	PRG0_PRUIGP97
PRG0_PRUIGP98	PRG0_PRUIGP98
PRG0_PRUIGP99	PRG0_PRUIGP99











# GPMC SIGNALS



# PERIPHERAL\_COMMUNICATION\_SIGNALS



**Off Page Connections**

GPMC0_AD0	GPMC0_AD0
GPMC0_AD1	GPMC0_AD1
GPMC0_AD2	GPMC0_AD2
GPMC0_AD3	GPMC0_AD3
GPMC0_AD4	GPMC0_AD4
GPMC0_AD5	GPMC0_AD5
GPMC0_AD6	GPMC0_AD6
GPMC0_AD7	GPMC0_AD7
GPMC0_AD8	GPMC0_AD8
GPMC0_AD9	GPMC0_AD9
GPMC0_AD10	GPMC0_AD10
GPMC0_AD11	GPMC0_AD11
GPMC0_AD12	GPMC0_AD12
GPMC0_AD13	GPMC0_AD13
GPMC0_AD14	GPMC0_AD14
GPMC0_AD15	GPMC0_AD15
GPMC0_CS#2	GPMC0_CS#2
GPMC0_CS#3	GPMC0_CS#3
GPMC0_CS#1	GPMC0_CS#1
GPMC0_DIR	GPMC0_DIR
FAULT_1	FAULT_1
FAULT_2	FAULT_2
FAULT_3	FAULT_3
FAULT_4	FAULT_4
FAULT_5	FAULT_5
FAULT_6	FAULT_6
FAULT_7	FAULT_7
FAULT_8	FAULT_8
MUX_CONTROL_5	MUX_CONTROL_5
MUX_CONTROL_6	MUX_CONTROL_6
MUX_CONTROL_7	MUX_CONTROL_7
LOAD_PULSE_SE	LOAD_PULSE_SE
H_SEL	H_SEL
H_FAULT	H_FAULT
L_SEL	L_SEL
L_FAULT	L_FAULT
SOC_SPI1_MOSI	SOC_SPI1_MOSI
SOC_SPI1_MISO	SOC_SPI1_MISO
SOC_SPI1_CLK	SOC_SPI1_CLK
SOC_SPI1_CS0	SOC_SPI1_CS0
SOC_SPI1_CS1	SOC_SPI1_CS1
SOC_SPI1_MISO_SE	SOC_SPI1_MISO_SE
SOC_SPI1_CS0_SE	SOC_SPI1_CS0_SE
LOAD_PULSE_SE	LOAD_PULSE_SE
LATCH	LATCH
SOC_SPI1_MOSI_LED	SOC_SPI1_MOSI_LED
SOC_SPI1_CLK_SELED	SOC_SPI1_CLK_SELED
HSE_GPIO0_31	HSE_GPIO0_31
HSE_GPIO0_32	HSE_GPIO0_32
HSE_GPIO0_33	HSE_GPIO0_33
HSE_GPIO0_34	HSE_GPIO0_34
HSE_GPIO0_35	HSE_GPIO0_35
HSE_GPIO0_36	HSE_GPIO0_36
HSE_GPIO0_37	HSE_GPIO0_37
HSE_GPIO0_38	HSE_GPIO0_38
HSE_GPIO0_39	HSE_GPIO0_39
HSE_GPIO0_41	HSE_GPIO0_41
PRG0 HSE ETH1_CLK	PRG0 HSE ETH1_CLK
PRG0 HSE ETH2_CLK	PRG0 HSE ETH2_CLK
MCU_RESET2	MCU_RESET2
MCU_RESET1	MCU_RESET1
MCU_RESETSTAT2	MCU_RESETSTAT2
MCU_POR2	MCU_POR2


Designed for TI by Mistral Solutions Pvt Ltd




Title		GPMC & PERIPHERAL COMMUNICATION SIGNALS	
Size			Rev
C	Variant Name = PROC102A(002) TMD5243DC01EVM		E1
Date:	Wednesday, September 28, 2021	Sheet	6 of 12

# LED'S


## PRG0 & POWER\_LED



## MUX SELECTION



SEL	INPUT/OUTPUT An	FUNCTION	
L	nB1	An=nB1	HEADER SIDE IS ACTIVATED
H	nB2	An=nB2	IO LINK IS ACTIVATED



## Test Points



## Off Page Connections







Designed for TI by Mistral Solutions Pvt Ltd




Title		LED
Size	Variant Name = PROC102A(002) TMD5243DC01EVM	Rev
C		E1
Date:	Wednesday, September 28, 2021	Sheet 7 of 12

# IO LINK TRANCIEVER[1:4]







**Off Page Connections**

RX_1	<<<	RX_1
RX_2	<<<	RX_2
RX_3	<<<	RX_3
RX_4	<<<	RX_4
TX_1	<<<	TX_1
TX_2	<<<	TX_2
TX_3	<<<	TX_3
TX_4	<<<	TX_4
DI_1	<<<	DI_1
DI_2	<<<	DI_2
DI_3	<<<	DI_3
DI_4	<<<	DI_4
FAULT_1	<<<	FAULT_1
FAULT_2	<<<	FAULT_2
FAULT_3	<<<	FAULT_3
FAULT_4	<<<	FAULT_4
L+_4	<<<	L+_4
L+_3	<<<	L+_3
L+_2	<<<	L+_2
L+_1	<<<	L+_1
EN_PHY_1	<<<	EN_PHY_1
EN_PHY_2	<<<	EN_PHY_2
EN_PHY_3	<<<	EN_PHY_3
EN_PHY_4	<<<	EN_PHY_4



Title		IO LINK TRANCIEVER[1:4]
Size	Variant Name =	PROC102A(002) TMS243DC01EVM
C	Date:	Wednesday, June 09, 2021
Date:	Sheet	8 of 12
Rev	E1	

# IO LINK TRANCIEVER[5:8]



### Off Page Connections

- RX\_5 <-> RX\_5
- RX\_6 <-> RX\_6
- RX\_7 <-> RX\_7
- RX\_8 <-> RX\_8
- FAULT\_5 <-> FAULT\_5
- FAULT\_6 <-> FAULT\_6
- FAULT\_7 <-> FAULT\_7
- FAULT\_8 <-> FAULT\_8
- TX\_5 <-> TX\_5
- TX\_6 <-> TX\_6
- TX\_7 <-> TX\_7
- TX\_8 <-> TX\_8
- EN\_PHY\_5 <-> EN\_PHY\_5
- EN\_PHY\_6 <-> EN\_PHY\_6
- EN\_PHY\_7 <-> EN\_PHY\_7
- EN\_PHY\_8 <-> EN\_PHY\_8
- DI\_5 <-> DI\_5
- DI\_6 <-> DI\_6
- DI\_7 <-> DI\_7
- DI\_8 <-> DI\_8
- L+\_8 <-> L+\_8
- L+\_7 <-> L+\_7
- L+\_5 <-> L+\_5
- L+\_6 <-> L+\_6






**Test Points**

TX_5	TP19	RX_5	TP20	EN_PHY_5	TP21
TX_6	TP22	RX_6	TP23	EN_PHY_6	TP24
TX_7	TP25	RX_7	TP26	EN_PHY_7	TP27
TX_8	TP28	RX_8	TP29	EN_PHY_8	TP30

Designed for TI by Mistral Solutions Pvt Ltd


Title		IO LINK TRANCIEVER[5:8]	
Size	Variant Name = PROC102A(002) TMD5243DC01EVM	Rev	
C		E1	
Date:	Wednesday, June 09, 2021	Sheet	9 of 12

# SMART SWITCH




**Off Page Connections**


L+4	L+4
L+3	L+3
L+1	L+1
L+2	L+2
L+8	L+8
L+7	L+7
L+6	L+6
DI_1	DI_1
DI_2	DI_2
DI_3	DI_3
DI_4	DI_4
DI_5	DI_5
DI_6	DI_6
DI_7	DI_7
DI_8	DI_8
H_FAULT	H_FAULT
L_FAULT	L_FAULT
H_SEH	H_SEH
H_SEL	H_SEL
L_SEH	L_SEH
L_SEL	L_SEL
L_CS	L_CS
H_CS	H_CS
EN_L+1	EN_L+1
EN_L+2	EN_L+3
EN_L+3	EN_L+5
EN_L+4	EN_L+5
EN_L+5	EN_L+6
EN_L+6	EN_L+7
EN_L+7	EN_L+8
SOC_SPI1_MISO_SE	SOC_SPI1_MISO_SE
SOC_SPI1_CLK_SE/LED	SOC_SPI1_CLK_SE/LED
SOC_SPI1_CS0_SE	SOC_SPI1_CS0_SE
LOAD_PULSE_SE	LOAD_PULSE_SE




# POWER AND ADC SECTION



## Off Page Connections



## POWER SUPPLY HEADER



CAD NOTE: PLACE THIS HEADER NEAR PROTOTYPE SUPPORT AREA

Designed for TI by Mistral Solutions Pvt Ltd




Title: POWER AND ADC SECTION


Size	Variant Name = PROC102A(002) TMDS243DC01EVM	Rev	E1
Date:	Wednesday, September 28, 2021	Sheet	11 of 12

# HARDWARE SCHEMATICS

## RUBBER FEET




## WASHER'S




## ASSEMBLY NOTES

1. All MSL components should be baked as per JEDEC standard.
2. PCB should be baked at 120 degree for 8 hours.
3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
4. These assemblies are ESD sensitive, ESD precautions shall be observed.
5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
6. Provide serial numbers to the assembled boards for identification.
7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.


## SCREWS



## STANDOFFS



Metal Plate for supporting IO Link M12 Connector



## LABELS

Board Serial No.



ORDERABLE PART NO



Assembly Revision



### Orderable part number

Variant	Label Text
001	TMDS64DC01EVM
002	TMDS243DC01EVM

## BARE PCB



## Assembled PCB

## FIDUCIALS



## LOGOS



For Evaluation only: not FCC approved for resale

## LOGOS



Texas Instruments



WECE Mark



CE Mark

Designed for TI by Mistral Solutions Pvt Ltd



Title: HARDWARE SCHEMATIC

Size	Variant Name = PROC102A(002) TMDS243DC01EVM	Rev
C		E1
Date:	Wednesday, September 28, 2021	Sheet 12 of 12