





**TPS25751** SLVSH93A - OCTOBER 2023 - REVISED MARCH 2024

# TPS25751 USB Type-C<sup>®</sup> and USB PD Controller with Integrated Power Switches **Optimized for Power Applications**

# 1 Features

TEXAS

INSTRUMENTS

- PD Controller is certified by the USB-IF for PD3.1
  - PD3.1 silicon is required for certification of new USB PD designs
  - TPS25751 TID#: 10306
  - Article on PD2.0 vs. PD3.0
- Optimized for USB Type-C PD power applications
  - Integrated I2C control for TI battery chargers
    - BQ25756, BQ25756E, BQ25790, BQ25792
    - BQ25798, BQ25713, BQ25731
  - Web-based GUI and pre-configured firmware
  - Optimized for power consumer only (sink) (UFP) applications
  - Optimized for power provider/power consumer (DRP) applications
  - For a more extensive selection guide and getting started information, please refer to www.ti.com/usb-c and E2E guide
- Programmable Power Supply (PPS)
  - Supports PPS source & sink
  - Standalone PPS source control TI battery chargers
  - Programmable interface for PPS sink
- Liquid Detection
  - Measures directly at the Type-C connector
- Integrated error handling and protection
- Integrated fully managed power paths
  - Integrated 5V, 3A,  $36m\Omega$  sourcing switch (TPS25751S and TPS25751D)
  - Integrated 20V, 5A, 16mΩ bi-directional load switch (TPS25751D only)
- Integrated robust power path protection
- Integrated reverse current protection, undervoltage protection, overvoltage protection, and slew rate control the high-voltage bidirectional power path
- Integrated undervoltage and overvoltage protection and current limiting for inrush current protection for the 5V/3A source power path
- 26V tolerant CC pins for robust protection when connected to non-compliant devices
- USB Type-C<sup>®</sup> Power Delivery (PD) controller ٠
  - 10 configurable GPIOs
  - BC1.2 advertisement/detection support
  - 3.3V LDO output for dead battery support
  - Power supply from 3.3V or VBUS source
  - 1 I2C controller port
  - 1 I2C target port

# 2 Applications

- Power tools, power banks, retail and payment
- Wireless speakers, Cordless vacuum cleaner •
- personal electronics and industrial applications
- Home health care and Personal care and fitness


# **3 Description**

The TPS25751 is a highly integrated stand-alone USB Type-C and Power Delivery (PD) controller optimized for applications supporting USB-C PD Power. The TPS25751 integrates fully managed power paths with robust protection for a complete USB-C PD solution. The TPS25751 also integrates control for external battery charger ICs for added ease of use and reduced time to market. The intuitive web based GUI asks the user a few simple questions on the applications needs using clear block diagrams and simple multiple-choice questions. As a result, the GUI creates the configuration image for the user's application, reducing much of the complexity associated with competitive USB PD solutions.

### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>				
TPS25751D	QFN (REF)	4.0mm x 6.0mm				
TPS25751S	QFN (RSM)	4.0mm x 4.0mm				

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and (2) includes pins, where applicable.





An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**


1 Features
2 Applications1 3 Description
3 Description1 4 Device Comparison Table3
5 Pin Configuration and Functions
6 Specifications
6.1 Absolute Maximum Ratings
6.2 ESD Ratings
6.3 Recommended Operating Conditions8
6.4 Recommended Capacitance9
6.5 Thermal Information10
6.6 Power Supply Characteristics 11
6.7 Power Consumption11
6.8 PP_5V Power Switch Characteristics 11
6.9 PPHV Power Switch Characteristics - TPS25751D12
6.10 PP_EXT Power Switch Characteristics -
TPS25751S13
6.11 Power Path Supervisory14
6.12 CC Cable Detection Parameters14
6.13 CC VCONN Parameters
6.14 CC PHY Parameters
6.15 Thermal Shutdown Characteristics
6.16 ADC Characteristics
6.17 Input/Output (I/O) Characteristics
6.18 BC1.2 Characteristics


6.19 I2C Requirements and Characteristics
8 Detailed Description
8.1 Overview
8.2 Functional Block Diagram23
8.3 Feature Description
8.4 Device Functional Modes44
8.5 Thermal Shutdown46
9 Application and Implementation
9.1 Application Information 47
9.2 Typical Application
9.3 Power Supply Recommendations
9.4 Layout
10 Device and Documentation Support74
10.1 Device Support74
10.2 Documentation Support74
10.3 Receiving Notification of Documentation Updates74
10.4 Support Resources74
10.5 Trademarks74
10.6 Electrostatic Discharge Caution74
10.7 Glossary74
11 Revision History75
12 Mechanical, Packaging, and Orderable
Information75



# 4 Device Comparison Table

DEVICE NUMBER	5-V SOURCE LOAD SWITCH	INTEGRATED HIGH VOLTAGE BI-DIRECTIONAL LOAD SWITCH (PPHV)	HIGH VOLTAGE GATE DRIVER FOR BI-DIRECTIONAL EXTERNAL PATH (PP_EXT)	
TPS25751D	Yes	Yes	No	
TPS25751S	Yes	No	Yes	





### Figure 5-2. Top View of the TPS25751S 32-pin QFN Package



# Table 5-1. TPS25751D Pin Functions

PIN			DEOFT	DECODIDION
NAME	NO.	TYPE <sup>(1)</sup>	RESET	DESCRIPTION
ADCIN1	2	I	Hi-Z	Configuration Input. Connect to a resistor divider to LDO_3V3.
ADCIN2	3	I	Hi-Z	Configuration Input. Connect to a resistor divider to LDO_3V3.
CC1	28	I/O	Hi-Z	I/O for USB Type-C. Filter noise with recommended capacitor to GND (CCCy).
CC2	29	I/O	Hi-Z	I/O for USB Type-C. Filter noise with recommended capacitor to GND (CCCy).
GND	11, 12, 14, 31	—	—	Ground. Connect to ground plane.
GPIO0	5	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when pin is unused.
GPIO1	6	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when pin is unused.
GPIO2	7	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when pin is unused.
GPIO3	19	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when pin is unused.
GPIO4/USB_P/LD1	26	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when unused. Pin can be connected to D+ for BC1.2 support. Pin can be connected for liquid detection on the Type-C connector. Tie to ground when pin is unused.
GPIO5/USB_N/LD2	27	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when unused. Pin can be connected to D- for BC1.2 support. Pin can be connected for liquid detection on the Type-C connector. Tie to ground when pin is unused.
GPIO6	37	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when pin is unused.
GPIO7	36	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when pin is unused.
I2Ct_SCL	9	I	Hi-Z	I2C target serial clock input. Tie to pullup voltage through a resistor. May be grounded if unused.
I2Ct_SDA	8	I/O	Hi-Z	I2C target serial data. Open-drain input/output. Tie to pullup voltage through a resistor. May be grounded if unused.
I2Ct_IRQ	10	0	Hi-Z	I2C target interrupt. Active low. Connect to external voltage through a pull-up resistor. Pin can be re-configured to GPIO10. Tie to ground if unused.
I2Cc_SCL	17	0	Hi-Z	I <sup>2</sup> C controller serial clock. Open-drain output. Tie to pullup voltage through a resistor. Can be grounded if unused.
GPIO11	13	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when pin is unused.
I2Cc_SDA	16	I/O	Hi-Z	I <sup>2</sup> C controller serial data. Open-drain input/output. Tie to pullup voltage through a resistor. Can be grounded if unused.
I2Cc_IRQ	18	I	Hi-Z	I2C controller interrupt. Active low. Connect to external voltage through a pull-up resistor. Do NOT tie to GND when unused. Pin can be re-configured to GPI012.
LDO_1V5	4	0	_	Output of the CORE LDO. Bypass with capacitance $C_{LDO_1V5}$ to GND. Pin cannot source current to external circuits.
LDO_3V3	1	0	_	Output of supply switched from VIN_3V3 or VBUS LDO. Bypass with capacitance C <sub>LDO_3V3</sub> to GND.
DRAIN	15, 30	N/A	_	Connects to drain of internal FET.
PP5V	34, 35	I	-	5-V System Supply to VBUS, supply for CCy pins as VCONN.
PPHV	20, 21, 22	I/O		High-voltage sinking node in the system.
VBUS_IN	23, 24, 25	I/O		5-V to 20-V input.
VBUS	32, 33	0		5-V output from PP5V input to LDO. Bypass with capacitance C <sub>VBUS</sub> to GND.
VIN_3V3	38	1	_	Supply for core circuitry and I/O. Bypass with capacitance $C_{VIN 3V3}$ to GND.

(1) I = input, O = output, I/O = input and output, GPIO = general purpose digital input and output



### Table 5-2. TPS25751S Pin Functions

PIN				
NAME	NO.	TYPE <sup>(1)</sup>	RESET	DESCRIPTION
ADCIN1	2	I	Hi-Z	Configuration Input. Connect to a resistor divider to LDO_3V3.
ADCIN2	3	I	Hi-Z	Configuration Input. Connect to a resistor divider to LDO_3V3.
CC1	24	I/O	Hi-Z	I/O for USB Type-C. Filter noise with recommended capacitor to GND (CCCy).
CC2	25	I/O	Hi-Z	I/O for USB Type-C. Filter noise with recommended capacitor to GND (CCCy).
GATE_VSYS	20	0	Hi-Z	Connect to the N-ch MOSFET that has source tied to VSYS.
GATE_VBUS	21	0	Hi-Z	Connect to the N-ch MOSFET that has source tied to VBUS.
GND	11, 12, 14	_	_	Ground. Connect to ground plane.
GPIO0	5	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when pin is unused.
GPIO1	6	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when pin is unused.
GPIO2	7	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when pin is unused.
GPIO3	18	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when pin is unused.
GPIO4/USB_P/LD1	22	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when unused. Pin can be connected to D+ for BC1.2 support. Pin can be connected for liquid detection on the Type-C connector. Tie to ground when pin is unused.
GPIO5/USB_N/LD2	23	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when unused. Pin can be connected to D- for BC1.2 support. Pin can be connected for liquid detection on the Type-C connector. Tie to ground when pin is unused.
GPIO6	31	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when pin is unused.
GPIO7	30	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when pin is unused.
I2Ct_SCL	9	I	Hi-Z	I2C target serial clock input. Tie to pullup voltage through a resistor. May be grounded if unused.
I2Ct_SDA	8	I/O	Hi-Z	I2C target serial data. Open-drain input/output. Tie to pullup voltage through a resistor. May be grounded if unused.
I2Ct_IRQ	10	0	Hi-Z	I2C target interrupt. Active low. Connect to external voltage through a pull-up resistor. Pin can be re-configured to GPIO10. Tie to ground when unused.
I2Cc_SCL	16	0	Hi-Z	I <sup>2</sup> C controller serial clock. Open-drain output. Tie to pullup voltage through a resistor when used or unused.
GPIO11	13	GPIO	Hi-Z	General purpose digital I/O. Tie to ground when pin is unused.
I2Cc_SDA	15	I/O	Hi-Z	I <sup>2</sup> C controller serial data. Open-drain input/output. Tie to pullup voltage through a resistor when used or unused.
I2Cc_IRQ	17	I	Hi-Z	I2C controller interrupt. Active low. Connect to external voltage through a pull-up resistor. Do NOT tie to GND when unused. Pin can be re-configured to GPI012.
LDO_1V5	4	0	_	Output of the CORE LDO. Bypass with capacitance $C_{LDO_1V5}$ to GND. Pin cannot source current to external circuits.
LDO_3V3	1	0		Output of supply switched from VIN_3V3 or VBUS LDO. Bypass with capacitance $C_{\text{LDO}\_3V3}$ to GND.
PP5V	28, 29	I		5-V System Supply to VBUS, supply for CCy pins as VCONN.
VSYS	19	I	_	High-voltage sinking node in the system. Pin is used to implement reverse-current-protection (RCP) for the external sinking paths controlled by GATE_VSYS.
VBUS	26, 27	I/O		5-V to 20-V input. Bypass with capacitance C <sub>VBUS</sub> to GND.
VIN_3V3	32	I	—	Supply for core circuitry and I/O. Bypass with capacitance CVIN_3V3 to GND.

(1) I = input, O = output, I/O = input and output, GPIO = general purpose digital input and output



# **6** Specifications

# 6.1 Absolute Maximum Ratings

### 6.1.1 TPS25751D and TPS25751S - Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	МАХ	UNIT
	PP5V	-0.3	6	
	VIN_3V3	-0.3	4	V
	ADCIN1, ADCIN2	-0.3	4	
Input voltage range (2)	VBUS_IN, VBUS <sup>(4)</sup>	-0.3	28	
input tonago rango	CC1, CC2 <sup>(4)</sup>	-0.5	26	
	GPIOx	-0.3	6.0	V
	I2Cc_SDA, I2Cc_SCL, I2Cc_IRQ, I2Ct_IRQ,I2Ct_SCL, I2Ct_SDA	-0.3	4	
Output voltage range <sup>(2)</sup>	LDO_1V5 <sup>(3)</sup>	-0.3	-0.3 2	
Output voltage range	LDO_3V3 <sup>(3)</sup>	-0.3	4	V
	Source or sink current VBUS		internally limited	
	Positive source current on CC1, CC2		A	
Source current	Positive sink current on CC1, CC2 while VCONN switch is enabled	1		
	Positive sink current for I2Cc_SDA, I2Cc_SCL, I2Cc_IRQ, I2Ct_IRQ,I2Ct_SCL, I2Ct_SDA	internally limited		
	Positive source current for LDO_3V3, LDO_1V5	internally limited		
Source current	GPIOx		0.005	А
T <sub>J</sub> Operating junction tempe	-40	175	°C	
T <sub>STG</sub> Storage temperature		-55	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values are with respect to network GND. Connect the GND pin directly to the GND plane of the board.

(3) Do not apply voltage to these pins.

(4) A TVS with a break down voltage falling between the Recommended max and the Abs max value is recommended such as TVS2200.

### 6.1.2 TPS25751D - Absolute Maximum Ratings

		MIN	МАХ	UNIT
Input voltage range (1)	PPHV	-0.3	28	V
V <sub>PPHV_VBUS_IN</sub>	Source-to-source voltage		28	V
Sink current	Continuous current to/from VBUS_IN to PPHV		7	A
	Pulsed current to/from VBUS_IN to PPHV <sup>(2)</sup>		10	
T <sub>J_PPHV</sub> Operating junction temperature	PP_HV switch	-40	175	°C

(1) All voltage values are with respect to network GND. Connect the GND pin directly to the GND plane of the board.

(2) Pulse duration  $\leq$  100 µs and duty-cycle  $\leq$  1%.

#### 6.1.3 TPS25751S - Absolute Maximum Ratings

		MIN	MAX	UNIT
Output voltage range <sup>1</sup>	GATE_VBUS, GATE_VSYS <sup>2</sup>	-0.3	40	V



### 6.1.3 TPS25751S - Absolute Maximum Ratings (continued)

			MIN	MAX	UNIT
,	V <sub>GS</sub>	V <sub>GATE_VBUS</sub> - V <sub>VBUS</sub> , V <sub>GATE_SYS</sub> - V <sub>VSYS</sub>	-0.5	12	V

(1) All voltage values are with respect to network GND. Connect the GND pin directly to the GND plane of the board.

(2) Do not apply voltage to these pins.

### 6.2 ESD Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge		Human-body model (HBM), per ANSI/ ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1000	
	5	Charged-device model (CDM), per ANSI/ ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3.1 TPS25751D - Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
		VIN_3V3	3.0	3.6	
		PP5V	4.9	5.5	
VI	Input voltage range <sup>(1)</sup>	ADCIN1, ADCIN2,VBUS_IN, VBUS	4	22	V
		PPHV	0	22	
	(1)	I2Cx_SDA, I2Cx_SCL, I2Cx_IRQ, ADCIN1, ADCIN2	0	3.6	
V <sub>IO</sub>	I/O voltage range <sup>(1)</sup>	GPIOx	0	5.5	V
		CC1, CC2	0	5.5	
1	Output current (from PP5V)	VBUS		3	А
I <sub>O</sub>		CC1, CC2		315	mA
lo	Output current (from LDO_3V3)	GPIOx		1	mA
TJ	Operating junction temperature		-40	125	°C

(1) All voltage values are with respect to network GND. All GND pins must be connected directly to the GND plane of the board.

### 6.3.2 TPS25751S - Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
		VIN_3V3	3.0	3.6	
VI	Input voltage range <sup>(1)</sup>	PP5V	4.9	5.5	V
	input voltage range	VBUS	4	22	v
		VSYS	0	22	
	(1)	I2Cx_SDA, I2Cx_SCL, I2Cx_IRQ, ADCIN1, ADCIN2	0	3.6	
V <sub>IO</sub>	I/O voltage range <sup>(1)</sup>	GPIOx	0	5.5	V
		CC1, CC2	0	5.5	
1	Output current (from PP5V)	VBUS		3	A
I <sub>O</sub>		CC1, CC2		315	mA
I <sub>O</sub>	Output current (from LDO_3V3)	GPIOx		1	mA
I <sub>O</sub>	Output current (from VBUS LDO)	sum of current from LDO_3V3 and GPIOx		5	mA



over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
TJ	Operating junction temperature	-40	125	°C	]

(1) All voltage values are with respect to network GND. All GND pins must be connected directly to the GND plane of the board.

### 6.4 Recommended Capacitance

over operating free-air temperature range (unless otherwise noted)

PA	ARAMETER <sup>(1)</sup>	VOLTAGE RATING	MIN	NOM	MAX	UNIT
C <sub>VIN_3V3</sub>	Capacitance on VIN_3V3	6.3 V	5	10		μF
C <sub>LDO_3V3</sub>	Capacitance on LDO_3V3	6.3 V	5	10	25	μF
C <sub>LDO_1V5</sub>	Capacitance on LDO_1V5	4 V	4.5		12	μF
C <sub>VBUS</sub>	Capacitance on VBUS <sup>(4)</sup>	25 V	1	4.7	10	μF
C <sub>PP5V</sub>	Capacitance on PP5V	10 V	120 <sup>(2)</sup>			μF
C <sub>VSYS</sub> (TPS25751S)	Capacitance on VSYS Sink from VBUS <sup>(5)</sup>	25 V		47	100	μF
C <sub>PPHV</sub> (TPS25751D)	Capacitance on PPHV Sink from VBUS <sup>(5)</sup>	25 V		47	100	μF
C <sub>CCy</sub>	Capacitance on CCy pins <sup>(3)</sup>	6.3 V	200	400	480	pF

(1) Capacitance values do not include any derating factors. For example, if 5.0 μF is required and the external capacitor value reduces by 50% at the required operating voltage, then the required external capacitor value is 10 μF.

(2) USB PD requirement (cSrcBulkShared). Keep at least 10 µF tied directly to PP5V.

(3) Capacitance includes all external capacitance to the Type-C receptacle.

(4) The device can be configured to quickly disable the sinking power path upon certain events. When such a configuration is used, a capacitance on the higher side of the range is recommended.

(5) USB PD specification for cSnkBulkPd (100μF) is the maximum bulk capacitance allowed on a VBUS sink after a PD contract is in place. The capacitance is sufficient for all power conversion devices deriving power from the PD Controller sink path. For systems requiring greater than 100uF, VBUS surge current limiting is implemented as described in the USB3.2 specification.



## 6.5 Thermal Information

### 6.5.1 TPS25751D - Thermal Information

		TPS25751D	
	THERMAL METRIC <sup>(1)</sup>	QFN	UNIT
		38 PINS	
P	Junction-to-ambient thermal resistance (sinking through PP_HV)	57.4	°C/W
R <sub>eJA</sub>	Junction-to-ambient thermal resistance (sourcing through PP_5V)	46.5	°C/W
P (top)	Junction-to-case (top) thermal resistance (sinking through PP_HV)	30.5	°C/W
R <sub>θJC</sub> (top)	Junction-to-case (top) thermal resistance (sourcing through PP_5V)	20.3	°C/W
P	Junction-to-board thermal resistance (sinking through PP_HV)	21.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance (sourcing through PP_5V)	11.1	°C/W
	Junction-to-top characterization parameter (sinking through PP_HV)	18.2	°C/W
ΨJT	Junction-to-top characterization parameter (sourcing through PP_5V)	1.0	°C/W
	Junction-to-board characterization parameter (sinking through PP_HV)	21.1	°C/W
ΨJB	Junction-to-board characterization parameter (sourcing through PP_5V)	11.1	°C/W
R <sub>θJC</sub> (bot_GND)	Junction-to-case (bottom GND pad) thermal resistance	1.8	°C/W
R <sub>θJC</sub> (bot_DRAIN)	Junction-to-case (bottom DRAIN pad) thermal resistance	4.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5.2 TPS25751S - Thermal Information

		TPS25751S	
	THERMAL METRIC <sup>(1)</sup>	QFN	UNIT
		32 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	30.5	°C/W
R <sub>θJC</sub> (top)	Junction-to-case (top) thermal resistance	24.5	°C/W
R <sub>θJC</sub>	Junction-to-board (bottom) thermal resistance	2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	9.8	°C/W
Ψյτ	Junction-to-top characterization parameter	0.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	9.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# 6.6 Power Supply Characteristics

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN_3V3, VBUS		1			I	
		rising	3.6		3.9	
V <sub>VBUS_UVLO</sub>	VBUS UVLO threshold	falling	3.5		3.8	V
_		hysteresis		0.1		
V <sub>VIN3V3_UVLO</sub>	Voltage required on VIN_3V3 for power on	rising, V <sub>VBUS</sub> = 0	2.56	2.66	2.76	
		falling, V <sub>VBUS</sub> = 0	2.44	2.54	2.64	V
	P	hysteresis		0.12		
LDO_3V3, LDO_1V5	· · ·	·				
V <sub>LDO_3V3</sub>	Voltage on LDO_3V3	$V_{VIN\_3V3} = 0 V$ , 10 $\mu$ A $\leq I_{LOAD} \leq$ 18 mA, $v_{BUS} \geq$ 3.9 V	3.0	3.4	3.6	V
R <sub>LDO_3V3</sub>	Rdson of VIN_3V3 to LDO_3V3	I <sub>LDO_3V3</sub> = 50 mA			1.4	Ω
V <sub>LDO_1V5</sub>	Voltage on LDO_1V5	up to maximum internal loading condition	1.49	1.5	1.65	V

### 6.7 Power Consumption

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN\_3V3</sub>  $\leq$  3.6 V, no GPIO loading

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>VIN_3V3,ActSrc</sub>	Current into VIN_3V3	Active Source mode: $V_{VBUS}$ = 5.0 V, $V_{VIN_3V3}$ = 3.3 V		3		mA
I <sub>VIN_3V3,ActSnk</sub>	Current into VIN_3V3	Active Sink mode: 22 V $\ge$ V <sub>VBUS</sub> $\ge$ 4.0 V, V <sub>VIN_3V3</sub> = 3.3 V		3	6	mA
I <sub>VIN_3V3,IdlSrc</sub>	Current into VIN_3V3	Idle Source mode: $V_{VBUS}$ = 5.0 V, $V_{VIN_3V3}$ = 3.3 V		1.0		mA
IVIN_3V3,IdlSnk	Current into VIN_3V3	Idle Sink mode: 22 V $\ge$ V <sub>VBUS</sub> $\ge$ 4.0 V, V <sub>VIN_3V3</sub> = 3.3 V		1.0		mA
P <sub>MstbySnk</sub>	Power drawn into PP5V and VIN_3V3 in Modern Standby Sink Mode	CCm floating, V <sub>CCn</sub> = 0.4 V, V <sub>PP5V</sub> = 5 V, V <sub>VIN_3V3</sub> = 3.3 V, V <sub>VBUS</sub> = 5.0 V, GATE_VBUS, GATE_VSYS disabled, and T <sub>J</sub> = 25°C		4.1		mW
P <sub>MstbySrc</sub>	Power drawn into PP5V and VIN_3V3 in Modern Standby Source Mode	CCm floating, CCn tied to GND through 5.1 kΩ, $V_{PP5V}$ = 5 V, $V_{VIN_{3}V3}$ = 3.3 V, $I_{VBUS}$ = 0, $T_J$ = 25°C		4.5		mW
I <sub>PP5V,Sleep</sub>	Current into PP5V	Sleep mode: $V_{PA_VBUS}$ = 0 V, $V_{VIN_{3V3}}$ = 3.3 V		2		μA
I <sub>VIN_3V3,Sleep</sub>	Current into VIN_3V3	Sleep mode: $V_{VBUS}$ = 0 V, $V_{VIN_3V3}$ = 3.3 V		56		μA

### 6.8 PP\_5V Power Switch Characteristics

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
R <sub>PP_5V</sub>	Resistance from PP5V to VBUS	I <sub>LOAD</sub> = 3 A, T <sub>J</sub> = 25°C		36	38	mΩ
R <sub>PP_5V</sub>	Resistance from PP5V to VBUS	I <sub>LOAD</sub> = 3 A,T <sub>J</sub> = 125°C		36	53	mΩ
I <sub>PP5V_REV</sub>	VBUS to PP5V leakage current	$\label{eq:VP5V} \begin{array}{l} V_{PP5V} = 0 \ V, \ V_{VBUS} = 5.5 \ V, \\ PP\_5V \ disabled, \ T_{J} \leq 85^{\circ}C, \\ measure \ I_{PP5V} \end{array}$			5	μA
IPP5V_FWD	PP5V to VBUS leakage current	$\label{eq:VP5V} \begin{array}{l} V_{PP5V} = 5.5 \ V, \ V_{VBUS} = 0 \ V, \\ PP\_5V \ disabled, \ T_J \leq 85^\circ C, \\ measure \ I_{VBUS} \end{array}$			15	μΑ
I <sub>LIM5V</sub>	Current limit setting	Configure to setting 0	1.15		1.36	А
I <sub>LIM5V</sub>	Current limit setting	Configure to setting 1	1.61		1.90	А
I <sub>LIM5V</sub>	Current limit setting		2.3		2.70	А
I <sub>LIM5V</sub>	Current limit setting	Configure to setting 3	3.04		3.58	А
I <sub>LIM5V</sub>	Current limit setting	Configure to setting 4	3.22		3.78	А

Copyright © 2024 Texas Instruments Incorporated

# 6.8 PP\_5V Power Switch Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>VBUS</sub>	PP5V to VBUS current sense accuracy	3.64 A ≥ I <sub>VBUS</sub> ≥ 1 A	3.05	3.5	3.75	A/V
V <sub>PP_5V_RCP</sub>	RCP clears and PP_5V starts turning on when V <sub>VBUS</sub> – V <sub>PP5V</sub> < V <sub>PP_5V_RCP</sub> . Measure V <sub>VBUS</sub> – V <sub>PP5V</sub>		10		20	mV
tiOS_PP_5V	Response time to VBUS short circuit	VBUS to GND through 10 $m\Omega$ , $C_{VBUS} = 0$		1.15		μs
tpp_5V_ovp	Response time to V <sub>VBUS</sub> > V <sub>OVP4RCP</sub>	Enable PP_5V, $I_{RpDef}$ being drawn from PP5V, configure $V_{OVP4RCP}$ to setting 2, ramp $V_{VBUS}$ from 4V to 20 V at 100 V/ms, $C_{PP5V} = 2.5 \ \mu$ F, measure time from OVP detection until reverse current < 100 mA		4.5		μs
tPP_5V_uvlo	Response time to V <sub>PP5V</sub> < V <sub>PP5V UVLO</sub> , PP_VBUS is deemed off when $V_{VBUS}$ < 0.8 V	$R_L$ = 100 Ω, no external capacitance on VBUS		4		μs
t₽₽_5V_rcp	Response time to V <sub>PP5V</sub> < V <sub>VBUS</sub> + V <sub>PP_5V_RCP</sub>	$\begin{array}{l} V_{PP5V} = 5.5 \ V, \ I_{RpDef} \ being \\ drawn \ from \ PP5V, \ enable \\ PP_5V, \ configure \ V_{OVP4RCP} \\ to \ setting \ 2, \ ramp \ V_{VBUS} \\ from \ 4 \ V \ to \ 21.5 \ V \ at \\ 10 \ V/\mu s, \ measure \ V_{PP5V}. \\ C_{PP5V} = 104 \ \mu F, \ C_{VBUS} = 10 \\ \mu F, \ measure \ time \ from \\ RCP \ detection \ until \ reverse \\ current \ < \ 100 \ mA \end{array}$		0.7		μs
t <sub>ILIM</sub>	Current clamping deglitch time			5.1		ms
t <sub>on</sub>	From enable signal to VBUS at 90% of final value	$R_L$ = 100 Ω, V <sub>PP5V</sub> = 5 V, C <sub>L</sub> = 0	2.3	3.3	4.3	ms
toff	From disable signal to VBUS at 10% of final value		0.30	0.45	0.6	ms
RISE	VBUS from 10% to 90% of final value		1.2	1.7	2.2	ms
FALL	VBUS from 90% to 10% of initial value	$R_L$ = 100 Ω, $V_{PP5V}$ = 5 V, $C_L$ = 0	0.06	0.1	0.14	ms

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

# 6.9 PPHV Power Switch Characteristics - TPS25751D

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V\_{VIN\_{}3V3}  $\leq$  3.6 V

PA	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>RCP</sub> Comparator mode RCP threshold, V V <sub>PPHV</sub> - V <sub>VBUS</sub>	Setting 0, 4 V $\leq$ V <sub>VBUS</sub> $\leq$ 22 V, V <sub>VIN_3V3</sub> $\leq$ 3.63 V	2	6	10	mV	
	setting 1, 4 V $\leq$ V <sub>VBUS</sub> $\leq$ 22 V, V <sub>VIN_3V3</sub> $\leq$ 3.63 V	4	8	12	mV	
	Setting 2, 4 V $\leq$ V <sub>VBUS</sub> $\leq$ 22 V, V <sub>VIN_3V3</sub> $\leq$ 3.63 V	6	10	14	mV	
		Setting 3, 4 V $\leq$ V <sub>VBUS</sub> $\leq$ 22 V, V <sub>VIN_3V3</sub> $\leq$ 3.63 V	8	12	16	mV



### 6.9 PPHV Power Switch Characteristics - TPS25751D (continued)

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Soft start slew rate for GATE_VSYS, setting 0	$\begin{array}{l} 4 \text{ V} \leq \text{V}_{\text{VBUS}} \leq 22 \text{ V}, \\ \text{I}_{\text{LOAD}} = 100 \text{ mA}, 500 \text{ pF} \\ < \text{C}_{\text{GATE}\_\text{VSYS}} < 16 \text{ nF}, \\ \text{measure slope from 10\% to} \\ 90\% \text{ of final VSYS value} \end{array}$	0.35	0.41	0.47	
~~~~	Soft start slew rate for GATE_VSYS, setting 1	$\begin{array}{l} 4 \text{ V} \leq \text{V}_{\text{VBUS}} \leq 22 \text{ V}, \\ \text{I}_{\text{LOAD}} = 100 \text{ mA}, 500 \text{ pF} \\ < \text{C}_{\text{GATE}\_\text{VSYS}} < 16 \text{ nF}, \\ \text{measure slope from 10\% to} \\ 90\% \text{ of final VSYS value} \end{array}$	0.67	0.81	0.95	)//ma
SS	Soft start slew rate for GATE_VSYS, setting 2	$\begin{array}{l} 4 \text{ V} \leq \text{V}_{\text{VBUS}} \leq 22 \text{ V}, \\ \text{I}_{\text{LOAD}} = 100 \text{ mA}, 500 \text{ pF} \\ < \text{C}_{\text{GATE}\_\text{VSYS}} < 16 \text{ nF}, \\ \text{measure slope from 10\% to} \\ 90\% \text{ of final VSYS value} \end{array}$	1.33	1.7	2.0	V/ms
	Soft start slew rate for GATE_VSYS, setting 3	$\begin{array}{l} 4 \text{ V} \leq \text{V}_{\text{VBUS}} \leq 22 \text{ V}, \\ \text{I}_{\text{LOAD}} = 100 \text{ mA}, 500 \text{ pF} \\ < \text{C}_{\text{GATE}\_\text{VSYS}} < 16 \text{ nF}, \\ \text{measure slope from 10\% to} \\ 90\% \text{ of final VSYS value} \end{array}$	2.8	3.3	3.80	

# 6.10 PP\_EXT Power Switch Characteristics - TPS25751S

Operating under these conditions unless otherwise noted: ,  $3.0 \text{ V} \le \text{V}_{\text{VIN} 3V3} \le 3.6 \text{ V}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Setting 0, 4 V $\leq$ V <sub>VBUS</sub> $\leq$ 22 V, V <sub>VIN_3V3</sub> $\leq$ 3.63 V	2	6	10	mV
V <sub>RCP</sub>	Comparator mode RCP threshold,	Setting 1, 4 V $\leq$ V <sub>VBUS</sub> $\leq$ 22 V, V <sub>VIN_3V3</sub> $\leq$ 3.63 V	4	8	12	mV
	V <sub>VSYS</sub> - V <sub>VBUS</sub>	Setting 2, 4 V $\leq$ V <sub>VBUS</sub> $\leq$ 22 V, V <sub>VIN_3V3</sub> $\leq$ 3.63 V	6	10	14	mV
		Setting 3, 4 V $\leq$ V <sub>VBUS</sub> $\leq$ 22 V, V <sub>VIN_3V3</sub> $\leq$ 3.63 V	8	12	16	mV
	Soft start slew rate for GATE_VSYS, setting 0	$\begin{array}{l} 4 \text{ V} \leq \text{V}_{\text{VBUS}} \leq 22 \text{ V}, \\ \text{I}_{\text{LOAD}} = 100 \text{ mA}, 500 \text{ pF} \\ < \text{C}_{\text{GATE}\_\text{VSYS}} < 16 \text{ nF}, \\ \text{measure slope from 10\% to} \\ 90\% \text{ of final VSYS value} \end{array}$	0.35	0.41	0.47	V/ms
00	Soft start slew rate for GATE_VSYS, setting 1	$\begin{array}{l} 4 \text{ V} \leq \text{V}_{\text{VBUS}} \leq 22 \text{ V}, \\ \text{I}_{\text{LOAD}} = 100 \text{ mA}, 500 \text{ pF} \\ < \text{C}_{\text{GATE}\_\text{VSYS}} < 16 \text{ nF}, \\ \text{measure slope from 10\% to} \\ 90\% \text{ of final VSYS value} \end{array}$	0.67	0.81	0.91	
SS	Soft start slew rate for GATE_VSYS, setting 2	$\begin{array}{l} 4 \ V \leq V_{VBUS} \leq 22 \ V, \\ I_{LOAD} = 100 \ mA, \ 500 \ pF \\ < C_{GATE\_VSYS} < 16 \ nF, \\ measure \ slope \ from \ 10\% \ to \\ 90\% \ of \ final \ VSYS \ value \end{array}$	1.33	1.7	1.80	
	Soft start slew rate for GATE_VSYS, setting 3	$\begin{array}{l} 4 \ V \leq V_{VBUS} \leq 22 \ V, \\ I_{LOAD} = 100 \ mA, \ 500 \ pF \\ < C_{GATE\_VSYS} < 16 \ nF, \\ measure \ slope \ from \ 10\% \ to \\ 90\% \ of \ final \ VSYS \ value \end{array}$	2.8	3.3	3.80	



# 6.11 Power Path Supervisory

• • • •				
Operating under these	conditions unless	s otherwise not	ted: 3.0 V ≤ V <sub>V/II</sub>	$_{\rm M}$ 3V3 $\leq$ 3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OVP4RCP</sub>	VBUS overvoltage protection for RCP programmable range	OVP detected when V <sub>VBUS</sub> > V <sub>OVP4RCP</sub>	5.0		24	V
V <sub>OVP4RCPH</sub>	Hysteresis		1.75	2	2.25	%
		setting 0		1		V/V
-	Ratio of OVP4RCP input used	setting 1		0.95		V/V
rovp	for OVP4VSYS comparator. r <sub>OVP</sub> × V <sub>OVP4VSYS</sub> = V <sub>OVP4RCP</sub>	setting 2		0.90		V/V
		setting 3		0.875		V/V
V <sub>OVP4VSYS</sub>	VBUS overvoltage protection range for VSYS protection	OVP detected when r <sub>OVP</sub> × V <sub>VBUS</sub> > V <sub>OVP4RCP</sub>	5		27.5	V
		VBUS falling, % of V <sub>OVP4VSYS</sub> , r <sub>OVP</sub> setting 0	1.75	2	2.25	
N/	llustarcaia	VBUS falling, % of V <sub>OVP4VSYS</sub> , r <sub>OVP</sub> setting 1	1.8	2.1	2.4	%
V <sub>OVP4VSYS</sub>	Hysteresis	VBUS falling, % of V <sub>OVP4VSYS</sub> , r <sub>OVP</sub> setting 2	1.9	2.2	2.5	70
		VBUS falling, % of V <sub>OVP4VSYS</sub> , r <sub>OVP</sub> setting 3	2	2.3	2.6	
		rising	3.9	4.1	4.3	
V <sub>PP5V_UVLO</sub>	Voltage required on PP5V	falling	3.8	4.0	4.2	V
		hysteresis		0.1		
IDSCH	VBUS discharge current	V <sub>VBUS</sub> = 22 V, measure I <sub>VBUS</sub>	4		15	mA

# 6.12 CC Cable Detection Parameters

# Operating under these conditions unless otherwise noted: 3.0 V $\leq$ V<sub>VIN 3V3</sub> $\leq$ 3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
ype-C Source (Rp pullup)									
V <sub>OC_3.3</sub>	Unattached CCy open circuit voltage while Rp enabled, no load	$V_{LDO_{3V3}}$ > 2.302 V, R <sub>CC</sub> = 47 kΩ	1.85			V			
V <sub>OC_5</sub>	Attached CCy open circuit voltage while Rp enabled, no load	V <sub>PP5V</sub> > 3.802 V, R <sub>CC</sub> = 47 kΩ	2.95			V			
Unattached reverse current or	Unattached reverse current on				10				
I <sub>Rev</sub>	ССу				10	μΑ			
I <sub>RpDef</sub>	Current source - USB Default	$0 < V_{CCy} < 1.0 V$ , measure $I_{CCy}$	64	80	96	μA			
I <sub>Rp1.5</sub>	Current source - 1.5 A	$4.75 V < V_{PP5V} < 5.5 V, 0 < V_{CCy} < 1.5 V, measure I_{CCy}$	166	180	194	μA			
I <sub>Rp3.0</sub>	Current source - 3.0 A	$4.75 V < V_{PP5V} < 5.5 V, 0 < V_{CCy} < 2.45 V,$ measure I <sub>CCy</sub>	304	330	356	μA			
Type-C Sink (Ro	l pulldown)	· · · ·							
V <sub>SNK1</sub>	Open/Default detection threshold when Rd applied to CCy	rising	0.2		0.24	V			



# 6.12 CC Cable Detection Parameters (continued)

Operating under these conditions	unless otherwise note	$d \cdot 30 V < V_{VVV} = 0.0 < 36$	ίV
Operating under these conditions		$u. 0.0 v = v_{VIN} 3v_3 = 0.0$	, v

ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Open/Default detection threshold when Rd applied to CCy	falling	0.16		0.20	V
Hysteresis			0.04		V
Default/1.5-A detection threshold	falling	0.62		0.68	V
Default/1.5-A detection threshold	rising	0.63	0.66	0.69	V
Hysteresis			0.01		V
1.5-A/3.0-A detection threshold when Rd applied to CCy	falling	1.17		1.25	V
1.5-A/3.0-A detection threshold when Rd applied to CCy	rising	1.22		1.3	V
Hysteresis			0.05		V
Rd pulldown resistance	$0.25 \text{ V} \le \text{V}_{CCy} \le 2.1 \text{ V}$ , measure resistance on CCy	4.6		5.6	kΩ
VCONN discharge resistance	$0V \le V_{CCy} \le 5.5 V$ , measure resistance on CCy	4.0		6.12	kΩ
Dead battery Rd clamp	$V_{VIN_{3V3}} = 0 V, 64 \mu A < I_{CCy} < 96 \mu A$	0.25		1.32	
	V <sub>VIN_3V3</sub> = 0 V, 166 μA < I <sub>CCy</sub> < 194 μA	0.65		1.32	V
	V <sub>VIN_3V3</sub> = 0 V, 304 μA < I <sub>CCy</sub> < 356 μA	1.20		2.18	
Resistance from CCy to GND	$V_{VBUS} = 0$ , $V_{VIN_3V3} = 3.3$ V, $V_{CCy} = 5$ V, measure resistance on CCy	500			kΩ
when configured as open	$V_{VBUS} = 5 V, V_{VIN_{3V3}} = 0, V_{CCy} = 5 V, measure resistance on CCy$	500			kΩ
	Open/Default detection threshold when Rd applied to CCy Hysteresis Default/1.5-A detection threshold Default/1.5-A detection threshold Hysteresis 1.5-A/3.0-A detection threshold when Rd applied to CCy 1.5-A/3.0-A detection threshold when Rd applied to CCy Hysteresis Rd pulldown resistance VCONN discharge resistance Dead battery Rd clamp Resistance from CCy to GND	Open/Default detection threshold when Rd applied to CCyfallingHysteresisingDefault/1.5-A detection thresholdfallingDefault/1.5-A detection thresholdrisingHysteresising1.5-A/3.0-A detection threshold when Rd applied to CCyfalling1.5-A/3.0-A detection threshold when Rd applied to CCyrising1.5-A/3.0-A detection threshold when Rd applied to CCyrisingRd pulldown resistance $0.25 V \leq V_{CCy} \leq 2.1 V$ , measure resistance on CCyVCONN discharge resistance $0V \leq V_{CCy} \leq 5.5 V$ , measure resistance on CCyDead battery Rd clamp $V_{VIN_3V3} = 0 V, 64 \ \mu A < I_{CCy} < 356 \ \mu A$ Volin_3V3 = 0 V, 304 \ \mu A < I_{CCy} < 356 \ \mu AVull_3V3 = 0 V, VIN_3V3 = 3.3 V, V_{CCy} = 5 V, measure resistance on CCyVolin_5 = 5 V, Volin_3V3 = 0, V_{CCy} = 5 V, Volin_3V3 = 0, V_{CC	Open/Default detection threshold when Rd applied to CCyfalling0.16Hysteresisisling0.62Default/1.5-A detection threshold risingfalling0.63Hysteresisisling0.63Hysteresisisling1.171.5-A/3.0-A detection threshold when Rd applied to CCyfalling1.171.5-A/3.0-A detection threshold when Rd applied to CCyrising1.22Hysteresisisling1.22Rd pulldown resistance $0.25 V \le V_{CCy} \le 2.1 V$ , measure resistance on CCy4.6VCONN discharge resistance $0V \le V_{CCy} \le 5.5 V$ , measure resistance on CCy4.0VCONN discharge resistance $0V \le V_{CCy} \le 5.5 V$ , measure resistance on CCy0.25Dead battery Rd clamp $V_{VIN_3V3} = 0 V$ , 64 $\mu A < I_{CCy} < 96$ $\mu A$ 0.65VUN_3V3 = 0 V, 304 $\mu A < I_{CCy} < 3.6 \mu A$ 1.20Resistance from CCy to GND when configured as open $V_{VBUS} = 5 V$ , $V_{VIN_3V3} = 0, V_{CCy} = 500$	Open/Default detection threshold when Rd applied to CCyfalling0.16Hysteresis0.04Default/1.5-A detection threshold pefault/1.5-A detection thresholdfalling0.62Default/1.5-A detection threshold when Rd applied to CCyrising0.630.66Hysteresis0.011.170.111.5-A/3.0-A detection threshold when Rd applied to CCyfalling1.171.5-A/3.0-A detection threshold when Rd applied to CCyrising1.22Hysteresis0.050.05Rd pulldown resistance $0.25 V \le V_{CCy} \le 2.1 V$ , measure resistance on CCy4.6VCONN discharge resistance $0V \le V_{CCy} \le 5.5 V$ , measure resistance on CCy4.0Dead battery Rd clamp $V_{VIN_3V3} = 0 V$ , 64 $\mu A < I_{CCy} < 96$ $V_{VIN_3V3} = 0 V$ , 304 $\mu A < I_{CCy} < 1.20$ 0.65Resistance from CCy to GND when configured as open $V_{VBUS} = 0, V_{VIN_3V3} = 3.3 V, V_{CCy} = 500500$	Open/Default detection threshold when Rd applied to CCy         falling         0.16         0.20           Hysteresis         0.04         0.04         0.04         0.04         0.04         0.04         0.04         0.04         0.05         0.068         0.068         0.061         0.063         0.66         0.69         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.01         0.0

# 6.13 CC VCONN Parameters

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN\_3V3</sub>  $\leq$  3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>PP_CABLE</sub>	Rdson of the VCONN path	V <sub>PP5V</sub> = 5 V, I <sub>L</sub> = 250 mA, measure resistance from PP5V to CCy			1.2	Ω
ILIMVC	Short circuit current limit	Setting 0, $V_{PP5V}$ = 5 V, R <sub>L</sub> =10 m $\Omega$ , measure I <sub>CCy</sub>	350	410	470	mA
ILIMVC	Short circuit current limit	Setting 1, $V_{PP5V}$ = 5 V, R <sub>L</sub> =10 m $\Omega$ , measure I <sub>CCy</sub>	540	600	660	mA
I <sub>CC2PP5V</sub>	Reverse leakage current through VCONN FET	VCONN disabled, $T_J \le 85^{\circ}C$ , $V_{CCy} = 5.5 V$ , $V_{PP5V} = 0 V$ , $V_{VBUS} = 5 V$ , LDO forced to draw from VBUS, measure $I_{CCy}$			10	μA
V <sub>VC_OVP</sub>	Overvoltage protection threshold for PP_CABLE	V <sub>PP5V</sub> rising	5.6	5.9	6.2	V
V	Reverse current protection	$V_{PP5V} \ge 4.9 \text{ V}, V_{CCy} = V_{PP5V}, V_{CCx} \text{ rising}$	60	200	340	mV
V <sub>VC_RCP</sub>	sourcing VCONN through CCx	$V_{PP5V} \ge 4.9 \text{ V}, V_{CCy} \le 4 \text{ V}, V_{CCx}$ rising	210	340	470	mV
t <sub>VCILIM</sub>	Current clamp deglitch time			1.3		ms
tpp_cable_fsd	Time to disable PP_CABLE after $V_{PP5V} > V_{VC_OVP}$ or $V_{CCx} - V_{PP5V} > V_{VC_RCP}$	C <sub>L</sub> = 0		0.5		μs



# 6.13 CC VCONN Parameters (continued)

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	From disable signal to CCy at 10% of final value	$I_L = 250 \text{ mA}, V_{PP5V} = 5 \text{ V}, C_L = 0$	100	200	300	μs
tios_pp_cable	Response time to short circuit	$V_{PP5V}$ = 5 V, for short circuit R <sub>L</sub> = 10 m $\Omega$		2		μs

# 6.14 CC PHY Parameters

#### Operating under these conditions unless otherwise noted: and ( $3.0 \text{ V} \le \text{V}_{\text{VIN} 3V3} \le 3.6 \text{ V}$ or $\text{V}_{\text{VBUS}} \ge 3.9 \text{ V}$ )

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmitter						
V <sub>TXHI</sub>	Transmit high voltage on CCy	Standard External load	1.05	1.125	1.2	V
V <sub>TXLO</sub>	Transmit low voltage on CCy	Standard External load	-75		75	mV
Z <sub>DRIVER</sub>	Transmit output impedance while driving the CC line using CCy	measured at 750 kHz	33	54	75	Ω
t <sub>Rise</sub>	Rise time. 10 % to 90 % amplitude points on CCy, minimum is under an unloaded condition. Maximum set by TX mask	C <sub>CCy</sub> = 520 pF	300			ns
t <sub>Fall</sub>	Fall time. 90 % to 10 % amplitude points on CCy, minimum is under an unloaded condition. Maximum set by TX mask	C <sub>CCy</sub> = 520 pF	300			ns
V <sub>PHY_OVP</sub>	OVP detection threshold for USB PD PHY	$\begin{array}{l} 0 \leq V_{VIN\_3V3} \leq 3.6 \text{ V}, 0 \leq V_{PP5V} \leq \\ 5.5 \text{ V}, V_{VBUS} \geq 4 \text{ V}. \text{ Initially } V_{CC1} \leq \\ 5.5 \text{ V} \text{ and } V_{CC2} \leq 5.5 \text{ V}, \text{ then } V_{CCx} \\ \text{rises} \end{array}$	5.5		8.5	V
Receiver						
Z <sub>BMCRX</sub>	Receiver input impedance on CCy	Does not include pullup or pulldown resistance from cable detect. Transmitter is Hi-Z	1			MΩ
C <sub>CC</sub>	Receiver capacitance on CCy <sup>(1)</sup>	Capacitance looking into the CC pin when in receiver mode			120	pF
V <sub>RX_SNK_R</sub>	Rising threshold on CCy for receiver comparator	Sink mode (rising)	499	525	551	mV
V <sub>RX_SRC_R</sub>	Rising threshold on CCy for receiver comparator	Source mode (rising)	784	825	866	mV
V <sub>RX_SNK_F</sub>	Falling threshold on CCy for receiver comparator	Sink mode (falling)	230	250	270	mV
V <sub>RX_SRC_F</sub>	Falling threshold on CCy for receiver comparator	Source mode (falling)	523	550	578	mV

 C<sub>CC</sub> includes only the internal capacitance on a CCy pin when the pin is configured to be receiving BMC data. External capacitance is needed to meet the required minimum capacitance per the USB-PD Specifications (cReceiver). Therefore, TI recommends adding C<sub>CCy</sub> externally.



# 6.15 Thermal Shutdown Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>SD MAIN</sub> Temperature shutdown threshold	Temperature rising	145	160	175	°C	
	Hysteresis		15		°C	
	Temperature controlled shutdown	Temperature rising	135	150	165	°C
T <sub>SD_PP5V</sub>	threshold. The power paths for each port sourcing from PP5V and PP_CABLE power paths have local sensors that disables them when the temperature is exceeded			10		°C

over operating free-air temperature range (unless otherwise noted)

# 6.16 ADC Characteristics

Operating under these conditions unless otherwise noted: 3.0 V $\leq$ V <sub>VIN 3V3</sub> $\leq$	3.6 V
---------------------------------------------------------------------------------------------------	-------

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		3.6-V max scaling, voltage divider of 3		14		mV
LSB	Least significant bit	25.2-V max scaling, voltage divider of 21		98		mV
		4.07-A max scaling		16.5		mA
		$\begin{array}{l} 0.05 \ V \leq V_{ADCINx} \leq 3.6 \\ V, \ V_{ADCINx} \leq V_{LDO_{3V3}} \end{array}$	2.7		2.7	
GAIN ERR	Gain error	$0.05 V \le V_{GPIOx} \le 3.6 V, V_{GPIOx} \le V_{LDO_3V3}$	-2.7 -2.4 -2.1		2.1	%
		$2.7 \text{ V} \le \text{V}_{\text{LDO}_{3}\text{V3}} \le 3.6 \text{ V}$		2.4		
		$0.6 \text{ V} \le \text{V}_{\text{VBUS}} \le 22 \text{ V}$			2.1	
		$1 \text{ A} \le I_{\text{VBUS}} \le 3 \text{ A}$	-2.1		2.1	
		$\begin{array}{l} 0.05 \text{ V} \leq \text{V}_{\text{ADCINx}} \leq 3.6 \\ \text{V}, \text{V}_{\text{ADCINx}} \leq \text{V}_{\text{LDO}_{3V3}} \end{array}$	-4.1		4.1	
VOS ERR	Offset error <sup>(1)</sup>	$0.05 V \le V_{GPIOx} \le 3.6 V, V_{GPIOx} \le V_{LDO_3V3}$	-4.1	4.1	mV	
		$2.7 \text{ V} \le \text{V}_{\text{LDO}_{3}\text{V3}} \le 3.6 \text{ V}$	-4.5	-4.5	4.5	
		$0.6 \text{ V} \le \text{V}_{\text{VBUS}} \le 22 \text{ V}$	-4.1		4.1	
		$1 \text{ A} \le I_{VBUS} \le 3 \text{ A}$	-4.5		4.5	mA

(1) The offset error is specified after the voltage divider.

# 6.17 Input/Output (I/O) Characteristics

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
USB_P, USB_N						
GPIO_VIH	GPIOx high-Level input voltage	V <sub>LDO_3V3</sub> = 3.3 V	1.3			V
GPIO_VIL	GPIOx low-level input voltage	V <sub>LDO_3V3</sub> = 3.3 V			0.54	V
GPIO_HYS	GPIOx input hysteresis voltage	V <sub>LDO_3V3</sub> = 3.3 V	0.09			V
GPIO_ILKG	GPIOx leakage current	V <sub>GPIOx</sub> = 3.45 V	-1		1	μA
GPIO_RPU	GPIOx internal pullup	Pullup enabled	50	100	150	kΩ
GPIO_RPD	GPIOx internal pulldown	Pulldown enabled	50	100	150	kΩ
GPIO_DG	GPIOx input deglitch			20	50	ns
GPIO0-7 (Outputs)						
GPIO_VOH	GPIOx output high voltage	V <sub>LDO_3V3</sub> = 3.3 V, I <sub>GPIOx</sub> = -2 mA	2.9			V
GPIO_VOL	GPIOx output low voltage	V <sub>LDO_3V3</sub> = 3.3 V, I <sub>GPIOx</sub> = 2 mA			0.4	V

Copyright © 2024 Texas Instruments Incorporated

# 6.17 Input/Output (I/O) Characteristics (continued)

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADCIN1, ADCIN2					·	
ADCIN_ILKG	ADCINx leakage current	$V_{ADCINx} \le V_{LDO_{3V3}}$	-1		1	μA
t <sub>BOOT</sub> Time from LDO_3V3 going high until ADCINx is read for configuration				10		ms

# 6.18 BC1.2 Characteristics

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DATA CONTACT DETECT							
I <sub>DP_SRC</sub>	DCD source current	V <sub>LDO_3V3</sub> = 3.3 V	7	10	13	μA	
R <sub>DM_DWN</sub>	DCD pulldown resistance	V <sub>USB_N</sub> = 3.6 V	14.25	20	24.8	kΩ	
R <sub>DP_DWN</sub>	DCD pulldown resistance	V <sub>USB_P</sub> = 3.6 V	14.25	20	24.8	kΩ	
V <sub>LGC_HI</sub>	Threshold for no connection	$\label{eq:VUSB_P} \begin{array}{l} V_{\text{USB}_{P}} \geq V_{\text{LGC}_{HI}}, \ V_{\text{LDO}_{3V3}} = 3.3 \ \text{V}, \\ R_{\text{USB}_{P}} = 300 \ \text{k}\Omega \end{array}$	2		3.6	V	
V <sub>LGC_LO</sub>	Threshold for connection		0		0.8	V	
Advertisem	ent and Detection				·		
V <sub>DX_ILIM</sub>	VDX_SRC current limit		250		400	μA	
I <sub>DX_SNK</sub>	Sink Current	V <sub>USB_P</sub> ≥ 250 mV	25	75	125	μA	
I <sub>DX_SNK</sub>	Sink Current	V <sub>USB_N</sub> ≥ 250 mV	25	75	125	μA	
R <sub>DCP_DAT</sub>	Dedicated Charging Port Resistance	$\begin{array}{l} 0.5 \ V \leq V_{USB\_P} \leq 0.7 \ V, \ 25 \ \muA \leq I_{USB\_N} \\ \leq 175 \ \muA \end{array}$			200	Ω	

# 6.19 I2C Requirements and Characteristics

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I2Ct_IRQ						
OD_VOL_IRQ	Low level output voltage	I <sub>OL</sub> = 2 mA			0.4	V
OD_LKG_IRQ	Leakage Current	Output is Hi-Z, V <sub>I2Cx_IRQ</sub> = 3.45 V	-1		1	μA
I2Cc_IRQ						
IRQ_VIH	High-Level input voltage	V <sub>LDO_3V3</sub> = 3.3 V	1.3			V
IRQ_VIH_THRESH	High-Level input voltage threshold	V <sub>LDO_3V3</sub> = 3.3 V	0.72		1.3	V
IRQ_VIL	low-level input voltage	V <sub>LDO_3V3</sub> = 3.3 V			0.54	V
IRQ_VIL_THRESH	low-level input voltage threshold	V <sub>LDO_3V3</sub> = 3.3 V	0.54		1.08	V
IRQ_HYS	input hysteresis voltage	V <sub>LDO_3V3</sub> = 3.3 V	0.09			V
IRQ_DEG	input deglitch			20		ns
IRQ_ILKG	I2C3m_IRQ leakage current	V <sub>I2C3m_IRQ</sub> = 3.45 V	-1		1	μA
SDA and SCL Commo	on Characteristics (Controller, Target)	)				
V <sub>IL</sub>	Input low signal	V <sub>LDO_3V3</sub> = 3.3 V			0.54	V
I <sub>OL</sub>	Max output low current	V <sub>OL</sub> = 0.4 V	15			mA
I <sub>OL</sub>	Max output low current	V <sub>OL</sub> = 0.6 V	20			mA
+	Fall time from 0.7 × V <sub>DD</sub> to 0.3 ×	$V_{DD}$ = 1.8 V, 10 pF $\leq C_b \leq$ 400 pF	12		80	ns
t <sub>f</sub>	V <sub>DD</sub>	$V_{DD}$ = 3.3 V, 10 pF $\leq C_b \leq 400$ pF	12		150	ns
t <sub>SP</sub>	I <sup>2</sup> C pulse width suppressed				50	ns



# 6.19 I2C Requirements and Characteristics (continued)


Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V\_{VIN 3V3}  $\leq$  3.6 V

PAR	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Capacitive load for each bus line external)				400	pF
DA and SCL Standard Mo	ode Characteristics (Target)					
SCLS C	Clock frequency for target	V <sub>DD</sub> = 1.8 V or 3.3 V			100	kHz
/d;dat V	/alid data time	Transmitting Data, $V_{DD}$ = 1.8 V or 3.3 V, SCL low to SDA output valid			3.45	μs
/D;ACK	alid data time of ACK condition	Transmitting Data, V <sub>DD</sub> = 1.8 V or 3.3 V, ACK signal from SCL low to SDA (out) low			3.45	μs
DA and SCL Fast Mode C	haracteristics (Target)					
SCLS C	Clock frequency for target	V <sub>DD</sub> = 1.8 V or 3.3 V	100		400	kHz
/d;dat V	/alid data time	Transmitting data, V <sub>DD</sub> = 1.8 V, SCL low to SDA output valid			0.9	μs
/d;ack V	alid data time of ACK condition	Transmitting data, V <sub>DD</sub> = 1.8 V or 3.3 V, ACK signal from SCL low to SDA (out) low			0.9	μs
	Clock frequency for Fast Mode Plus <sup>(1)</sup>	V <sub>DD</sub> = 1.8 V or 3.3 V	400		800	kHz
/d;dat V	/alid data time	Transmitting data, $V_{DD}$ = 1.8 V or 3.3 V, SCL low to SDA output valid			0.55	μs
/d;ack V	alid data time of ACK condition	Transmitting data, V <sub>DD</sub> = 1.8 V or 3.3 V, ACK signal from SCL low to SDA (out) low			0.55	μs
.ow C	Clock low time	V <sub>DD</sub> = 3.3 V	1.3			μs
нан С	Clock high time	V <sub>DD</sub> = 3.3 V	0.6			μs

(1) Controller must control fSCLS to ensure tLOW > tVD; ACK.





# 6.20 Typical Characteristics





# 6.20 Typical Characteristics (continued)





# 7 Parameter Measurement Information

Figure 7-2. Short-circuit Response Time for Internal Power Paths PP\_5V and PP\_CABLE

 $t_{\text{iOS}\_\text{PP}\_\text{5V}},\,t_{\text{iOS}\_\text{PP}\_\text{CABLE}}$ 



# 8 Detailed Description

### 8.1 Overview

The TPS25751 is a fully-integrated USB Power Delivery (USB-PD) management device providing cable plug and orientation detection for USB Type-C and PD receptacles. The TPS25751 communicates with the cable and another USB Type-C and PD device at the opposite end of the cable. The device also enables integrated port power switch for sourcing, and controls a high current port power switch for sinking.

The TPS25751 is divided into several main sections:

- USB-PD controller
- Cable plug and orientation detection circuitry
- Port power switches
- Power management circuitry
- Digital core

The USB-PD controller provides the physical layer (PHY) functionality of the USB-PD protocol. The USB-PD data is output through either the CC1 pin or the CC2 pin, depending on the orientation of the reversible USB Type-C cable. For a high-level block diagram of the USB-PD physical layer, a description of its features, and more detailed circuitry, see USB-PD Physical Layer.

The cable plug and orientation detection analog circuitry automatically detects a USB Type-C cable plug insertion the cable orientation. For a high-level block diagram of cable plug and orientation detection, a description of its features, and more detailed circuitry, see *Cable Plug and Orientation Detection*.

The port power switches provide power to the VBUS pin and CC1 or CC2 pins based on the detected plug orientation. For a high-level block diagram of the port power switches, a description of its features, and more detailed circuitry, see *Power Paths*.

The power management circuitry receives and provides power to the TPS25751 internal circuitry and LDO\_3V3 output. See *Power Management* for more information.

The digital core provides the engine for receiving, processing, and sending all USB-PD packets as well as handling control of all other TPS25751 functionality. A portion of the digital core contains ROM memory, which contains all the necessary firmware required to execute Type-C and PD applications. In addition, a section of the ROM, called boot code, is capable of initializing the TPS25751, loading of the device configuration information, and loading any code patches into volatile memory in the digital core. For a high-level block diagram of the digital core, a description of its features, and more detailed circuitry, see *Digital Core*.

The TPS25751 has one I<sup>2</sup>C controller to write to and read from external target devices such as a battery charger or an optional external EEPROM memory (see *I2C Interface*).

The TPS25751 also integrates a thermal shutdown mechanism and runs off of accurate clocks provided by the integrated oscillator.

### 8.2 Functional Block Diagram






Figure 8-1. TPS25751D







Figure 8-2. TPS25751S



# 8.3 Feature Description

### 8.3.1 USB-PD Physical Layer

Figure 8-3 shows the USB PD physical layer block surrounded by a simplified version of the analog plug and orientation detection block.







USB-PD messages are transmitted in a USB Type-C system using a BMC signaling. The BMC signal is output on the same pin (CC1 or CC2) that is DC biased due to the Rp (or Rd) cable attach mechanism.

### 8.3.1.1 USB-PD Encoding and Signaling

Figure 8-4 illustrates the high-level block diagram of the baseband USB-PD transmitter. Figure 8-5 illustrates the high-level block diagram of the baseband USB-PD receiver.




Figure 8-4. USB-PD Baseband Transmitter Block Diagram




Figure 8-5. USB-PD Baseband Receiver Block Diagram

### 8.3.1.2 USB-PD Bi-Phase Marked Coding

The USB-PD physical layer implemented in the TPS25751 is compliant to the USB-PD Specifications. The encoding scheme used for the baseband PD signal is a version of Manchester coding called Biphase Mark Coding (BMC). In this code, there is a transition at the start of every bit time and there is a second transition in the middle of the bit cell when a 1 is transmitted. This coding scheme is nearly DC balanced with limited disparity (limited to 1/2 bit over an arbitrary packet, so a very low DC level). Figure 8-6 illustrates Biphase Mark Coding.




Figure 8-6. Biphase Mark Coding Example

The USB PD baseband signal is driven onto the CC1 or CC2 pin with a tri-state driver. The tri-state driver is slew rate to limit coupling to D+/D- and to other signal lines in the Type-C fully featured cables. When sending the USB-PD preamble, the transmitter starts by transmitting a low level. The receiver at the other end tolerates the loss of the first edge. The transmitter terminates the final bit by an edge to ensure the receiver clocks the final bit of EOP.

### 8.3.1.3 USB-PD Transmit (TX) and Receive (Rx) Masks

The USB-PD driver meets the defined USB-PD BMC TX masks. Because a BMC coded "1" contains a signal edge at the beginning and middle of the UI, and the BMC coded "0" contains only an edge at the beginning, the masks are different for each. The USB-PD receiver meets the defined USB-PD BMC Rx masks. The boundaries of the Rx outer mask are specified to accommodate a change in signal amplitude due to the ground offset through the cable. The Rx masks are therefore larger than the boundaries of the TX outer mask. Similarly, the boundaries of the Rx inner mask are smaller than the boundaries of the TX inner mask. Triangular time masks are superimposed on the TX outer masks and defined at the signal transitions to require a minimum edge rate that has minimal impact on adjacent higher speed lanes. The TX inner mask enforces the maximum limits on the rise and fall times. Refer to the *USB-PD Specifications* for more details.

Copyright © 2024 Texas Instruments Incorporated



### 8.3.1.4 USB-PD BMC Transmitter

The TPS25751 transmits and receives USB-PD data over one of the CCy pins for a given CC pin pair (one pair per USB Type-C port). The CCy pins are also used to determine the cable orientation and maintain the cable/device attach detection. Thus, a DC bias exists on the CCy pins. The transmitter driver overdrives the CCy DC bias while transmitting, but returns to a Hi-Z state, allowing the DC voltage to return to the CCy pin when it is not transmitting. While either CC1 or CC2 can be used for transmitting and receiving, during a given connection only, the one that mates with the CC pin of the plug is used, so there is no dynamic switching between CC1 and CC2. Figure 8-7 shows the USB-PD BMC TX and RX driver block diagram.




Figure 8-7. USB-PD BMC TX/Rx Block Diagram

Figure 8-8 shows the transmission of the BMC data on top of the DC bias. Note that the DC bias can be anywhere between the minimum and maximum threshold for detecting a Sink attach. This note means that the DC bias can be above or below the VOH of the transmitter driver.




Figure 8-8. TX Driver Transmission with DC Bias

The transmitter drives a digital signal onto the CCy lines. The signal peak, V<sub>TXHI</sub>, is set to meet the TX masks defined in the *USB-PD Specifications*. Note that the TX mask is measured at the far-end of the cable.

When driving the line, the transmitter driver has an output impedance of  $Z_{DRIVER}$ .  $Z_{DRIVER}$  is determined by the driver resistance and the shunt capacitance of the source and is frequency dependent.  $Z_{DRIVER}$  impacts the noise ingression in the cable.



Figure 8-9 shows the simplified circuit determining Z<sub>DRIVER</sub>. It is specified such that noise at the receiver is bounded.




Figure 8-9. ZDRIVER Circuit

#### 8.3.1.5 USB-PD BMC Receiver

The receiver block of the TPS25751 receives a signal that follows the allowed Rx masks defined in the USB PD specification. The receive thresholds and hysteresis come from this mask.

Figure 8-10 shows an example of a multi-drop USB-PD connection (only the CC wire). This connection has the typical Sink (device) to Source (host) connection, but also includes cable USB-PD Tx/Rx blocks. Only one system can be transmitting at a time. All other systems are Hi-Z (Z<sub>BMCRX</sub>). The *USB-PD Specification* also specifies the capacitance that can exist on the wire as well as a typical DC bias setting circuit for attach detection.




Figure 8-10. Example USB-PD Multi-Drop Configuration

#### 8.3.1.6 Squelch Receiver

The TPS25751 has a squelch receiver to monitor for the bus idle condition as defined by the USB PD specification.

#### 8.3.2 Power Management

The TPS25751 power management block receives power and generates voltages to provide power to the TPS25751 internal circuitry. These generated power rails are LDO\_3V3 and LDO\_1V5. LDO\_3V3 can also be used as a low power output for external EEPROM memory. The power supply path is shown in Figure 8-11.






Figure 8-11. Power Supplies

The TPS25751 is powered from either VIN\_3V3 or VBUS. The normal power supply input is VIN\_3V3. When powering from VIN\_3V3, current flows from VIN\_3V3 to LDO\_3V3 to power the core 3.3-V circuitry and I/Os. A second LDO steps the voltage down from LDO\_3V3 to LDO\_1V5 to power the 1.5-V core digital circuitry. When VIN\_3V3 power is unavailable and power is available on VBUS, it is referred to as the dead-battery start-up condition. In a dead-battery start-up condition, the TPS25751 opens the VIN\_3V3 switch until the host clears the dead-battery flag through I<sup>2</sup>C. Therefore, the TPS25751 is powered from the VBUS input with the higher voltage during the dead-battery start-up condition and until the dead-battery flag is cleared. When powering from a VBUS input, the voltage on VBUS is stepped down through an LDO to LDO\_3V3.

### 8.3.2.1 Power-On And Supervisory Functions

A power-on reset (POR) circuit monitors each supply. This POR allows active circuitry to turn on only when a good supply is present.

### 8.3.2.2 VBUS LDO

The TPS25751 contains an internal high-voltage LDO which is capable of converting VBUS to 3.3 V for powering internal device circuitry. The VBUS LDO is only used when VIN\_3V3 is low (the dead-battery condition). The VBUS LDO is powered from VBUS.

### 8.3.3 Power Paths

The TPS25751 has internal sourcing power paths: PP\_5V and PP\_CABLE. TPS25751D has a integrated bidirectional high voltage load switch for sinking power path: PPHV. TPS25751S has a high voltage gate driver for sink path control: PP\_EXT. Each power path is described in detail in this section.

### 8.3.3.1 Internal Sourcing Power Paths

Figure 8-12 shows the TPS25751 internal sourcing power paths available in both TPS25751D and TPS25751S. The TPS25751 features two internal 5-V sourcing power paths. The path from PP5V to VBUS is called PP\_5V. The path from PP5V to CCx is called PP\_CABLE. Each path contains two back-to-back common drain N-FETs, with current clamping protection, overvoltage protection, UVLO protection, and temperature sensing circuitry. PP\_5V can conduct up to 3 A continuously, while PP\_CABLE can conduct up to 315 mA continuously. When disabled, the blocking FET protects the PP5V rail from high-voltage that can appear on VBUS.






Figure 8-12. Port Power Switches

### 8.3.3.1.1 PP\_5V Current Clamping

The current through the internal PP\_5V path are current limited to  $I_{LIM5V}$ . The  $I_{LIM5V}$  value is configured by application firmware. When the current through the switch exceeds  $I_{LIM5V}$ , the current limiting circuit activates within  $t_{iOS_{PP_{5V}}}$  and the path behaves as a constant current source. If the duration of the overcurrent event exceeds  $t_{ILIM}$ , the PP\_5V switch is disabled.

#### 8.3.3.1.2 PP\_5V Local Overtemperature Shut Down (OTSD)

When PP\_5V clamps the current, the temperature of the switch begin to increase. When the local temperature sensors of PP\_5V or PP\_CABLE detect that  $T_J > T_{SD_PP5V}$ , the PP\_5V switch is disabled and the affected port enters the USB Type-C ErrorRecovery state.

#### 8.3.3.1.3 PP\_5V OVP

The overvoltage protection level is automatically configured based on the expected maximum  $V_{BUS}$  voltage, which depends upon the USB PD contract. When the voltage on the VBUS pin of a port exceeds the configured value ( $V_{OVP4RCP}$ ) while PP\_5V is enabled, then PP\_5V is disabled within  $t_{PP_5V_ovp}$  and the port enters into the Type-C ErrorRecovery state.

#### 8.3.3.1.4 PP\_5V UVLO

If the PP5V pin voltage falls below its undervoltage lock out threshold ( $V_{PP5V\_UVLO}$ ) while PP\_5V is enabled, then PP\_5V is disabled within  $t_{PP_5V\_uvlo}$  and the port that had PP\_5V enabled enters into the Type-C ErrorRecovery state.

### 8.3.3.1.5 PP\_5Vx Reverse Current Protection

If  $V_{VBUS}$  -  $V_{PP5V} > V_{PP_5V_RCP}$ , then the PP\_5V path is automatically disabled within  $t_{PP_5V_rcp}$ . If the RCP condition clears, then the PP\_5V path is automatically enabled within  $t_{ON}$ .

### 8.3.3.1.6 PP\_CABLE Current Clamp

When enabled and providing VCONN power, the TPS25751 PP\_CABLE power switch clamps the current to  $I_{VCON}$ . When the current through the PP\_CABLE switch exceeds  $I_{VCON}$ , the current clamping circuit activates within  $t_{iOS\ PP\ CABLE}$  and the switch behaves as a constant current source.

Copyright © 2024 Texas Instruments Incorporated



### 8.3.3.1.7 PP\_CABLE Local Overtemperature Shut Down (OTSD)


When PP\_CABLE clamps the current, the temperature of the switch begins to increase. When the local temperature sensors of PP\_5V or PP\_CABLE detect that  $T_J > T_{SD\_PP5V}$ , the PP\_CABLE switch is disabled and latched off within  $t_{PP\_CABLE}$  off. The port then enters the USB Type-C ErrorRecovery state.

#### 8.3.3.1.8 PP\_CABLE UVLO

If the PP5V pin voltage falls below its undervoltage lock out threshold ( $V_{PP5V\_UVLO}$ ), then the PP\_CABLE switch is automatically disabled within  $t_{PP\_CABLE\_off}$ .

#### 8.3.3.2 TPS25751D Internal Sink Path

The TPS25751D has internal controls for internal FETs (GATE\_VSYS and GATE\_VBUS as shown in Figure 8-13) that require that VBUS\_IN be above  $V_{VBUS_UVLO}$  before being able to enable the sink path. Figure 8-13 shows a diagram of the sink path. When a sink path is enabled, the circuitry includes a slew rate control loop to ensure that external switches do not turn on too quickly (SS). The TPS25751D senses the PPHV and VBUS voltages to control the gate voltages to enable or disable the FETs.



The sink-path control includes overvoltage protection (OVP) and reverse current protection (RCP).

Copyright © 2018, Texas Instruments Incorporated

#### Figure 8-13. Internal Sink Path

#### 8.3.3.2.1 Overvoltage Protection (OVP)

The application firmware enables the OVP and configures it based on the expected VBUS voltage. If the voltage on VBUS surpasses the configured threshold VOVP4VSYS = VOVP4RCP/rOVP, then GATE\_VSYS is automatically disabled within tPPHV\_FSD to protect the system. If the voltage on VBUS surpasses the configured threshold VOVP4RCP, then GATE\_VBUS is automatically disabled within tPPHV\_OVP. When VVBUS falls below VOVP4RCP - VOVP4RCPH, GATE\_VBUS is automatically re-enabled within tPPHV\_ON because the OVP condition has cleared. This action allows two sinking power paths to be enabled simultaneously and GATE\_VBUS disables when necessary to ensure that VVBUS remains below VOVP4RCP.

While the TPS25751D is in BOOT mode in a dead-battery scenario (that is VIN\_3V3 is low), it handles an OVP condition slightly differently. As long as the OVP condition is present, GATE\_VBUS and GATE\_VSYS are disabled. Once the OVP condition clears, both GATE\_VBUS and GATE\_VSYS are re-enabled. Because this is a dead-battery condition, the TPS25751D draws approximately IVIN\_3V3, ActSnk from VBUS during this time to help discharge it.







Figure 8-14. Diagram for OVP Comparators

### 8.3.3.2.2 Reverse-Current Protection (RCP)

The VSYS gate control circuit monitors the PPHV and VBUS voltages and detects reverse current when the VVSYS surpasses  $V_{VBUS}$  by more than  $V_{RCP}$ . When the reverse current condition is detected, GATE\_VBUS is disabled within tPPHV\_RCP. When the reverse current condition is cleared, GATE\_VBUS is re-enabled within tPPHV\_ON. This action limits the amount of reverse current that can flow from PPHV to VBUS through the external N-ch MOSFETs. In reverse current protection mode, the power switch controlled by GATE\_VBUS is allowed to behave resistively until the current reaches VRCP/ RPPHV and then blocks reverse current from PPHV to VBUS.



Copyright © 2018, Texas Instruments Incorporated

### Figure 8-15. Switch I-V Curve for RCP on Sink-path Switches.

#### 8.3.3.2.3 VBUS UVLO

The TPS25751D monitors VBUS voltage and detects when it falls below VVBUS\_UVLO. When the UVLO condition is detected, GATE\_VBUS is disabled within tPPHV\_RCP. When the UVLO condition is cleared, GATE\_VBUS is reenabled within tPPHV\_ON.

#### 8.3.3.2.4 Discharging VBUS to Safe Voltage

The TPS25751D has an integrated active pulldown (IDSCH) on VBUS for discharging from high voltage to VSAFE0V (0.8 V). This discharge is applied when it is in an Unattached Type-C state.


### 8.3.3.3 TPS25751S - External Sink Path Control PP\_EXT

The TPS25751S has two N-ch gate drivers designed to control a sinking path from VBUS to VSYS. The charge pump for these gate drivers requires VBUS to be above VVBUS\_UVLO. When a sink path is enabled, the circuitry includes a slew rate control loop to ensure that external switches do not turn on too quickly (SS). The



TPS25751S senses the VSYS and VBUS voltages to control the gate voltages to enable or disable the external FETs.


The sink-path control includes overvoltage protection (OVP), and reverse current protection (RCP). Adding resistance in series with a GATE pin of the TPS25751S and the gate pin of the N-ch MOSFET slows down the turnoff time when OVP or RCP occurs. Any such resistance must be minimized, and not allowed to exceed 3  $\Omega$ .




Copyright © 2018, Texas Instruments Incorporated

Figure 8-16. PP\_EXT External Sink Path Control

Figure 8-17 shows the GATE\_VSYS gate driver in more detail.







#### 8.3.3.3.1 Overvoltage Protection (OVP)

The application firmware enables the OVP and configures it based on the expected VBUS voltage. If the voltage on VBUS surpasses the configured threshold VOVP4VSYS = VOVP4RCP/rOVP, then GATE\_VSYS is automatically disabled within tPPHV\_FSD to protect the system. If the voltage on VBUS surpasses the configured threshold VOVP4RCP, then GATE\_VBUS is automatically disabled within tPPHV\_OVP. When VVBUS falls below VOVP4RCP - VOVP4RCPH, GATE\_VBUS is automatically re-enabled within tPPHV\_ON because the OVP condition has cleared. This action allows two sinking power paths to be enabled simultaneously and GATE\_VBUS disables when necessary to ensure that VVBUS remains below VOVP4RCP.

While the TPS25751D is in BOOT mode in a dead-battery scenario (that is VIN\_3V3 is low), it handles an OVP condition slightly differently. As long as the OVP condition is present, GATE\_VBUS and GATE\_VSYS are disabled. Once the OVP condition clears, both GATE\_VBUS and GATE\_VSYS are re-enabled. Because this is a dead-battery condition, the TPS25751D draws approximately IVIN\_3V3, ActSnk from VBUS during this time to help discharge it.





Figure 8-18. Diagram for OVP Comparators

#### 8.3.3.3.1.1 Reverse-Current Protection (RCP)

The VSYS gate control circuit monitors the PPHV and VBUS voltages and detects reverse current when the VVSYS surpasses  $V_{VBUS}$  by more than  $V_{RCP}$ . When the reverse current condition is detected, GATE\_VBUS is disabled within tPPHV\_RCP. When the reverse current condition is cleared, GATE\_VBUS is re-enabled within tPPHV\_ON. This action limits the amount of reverse current that can flow from PPHV to VBUS through the external N-ch MOSFETs. In reverse current protection mode, the power switch controlled by GATE\_VBUS is allowed to behave resistively until the current reaches VRCP/ RPPHV and then blocks reverse current from PPHV to VBUS.



Copyright © 2018, Texas Instruments Incorporated

#### Figure 8-19. Switch I-V Curve for RCP on Sink-path Switches.



### 8.3.3.3.1.2 VBUS UVLO


The TPS25751D monitors VBUS voltage and detects when it falls below VVBUS\_UVLO. When the UVLO condition is detected, GATE\_VBUS is disabled within tPPHV\_RCP. When the UVLO condition is cleared, GATE\_VBUS is reenabled within tPPHV\_ON.

#### 8.3.3.3.1.3 Discharging VBUS to Safe Voltage

The TPS25751S has an integrated active pulldown (IDSCH) on VBUS for discharging from high voltage to VSAFE0V (0.8 V). This discharge is applied when it is in an Unattached Type-C state.

#### 8.3.4 Cable Plug and Orientation Detection

Figure 8-20 shows the plug and orientation detection block at each CCy pin (CC1, CC2). Each pin has identical detection circuitry.



#### Figure 8-20. Plug and Orientation Detection Block

#### 8.3.4.1 Configured as a Source

When configured as a source, the TPS25751 detects when a cable or a Sink is attached using the CC1 and CC2 pins. When in a disconnected state, the TPS25751 monitors the voltages on these pins to determine what, if anything, is connected. See *USB Type-C Specification* for more information.

Table 8-1 shows the Cable Detect States for a Source.

CC1	CC2	CONNECTION STATE RESULTING ACTION			
Open	Open	Nothing attached	Continue monitoring both CCy pins for attach. Power is not applied to VBUS or VCONN.		
Rd	Open	Sink attached	Monitor CC1 for detach. Power is applied to VBUS but not to VCONN (CC2).		
Open	Rd	Sink attached	Monitor CC2 for detach. Power is applied to VBUS but not to VCONN (CC1).		
Ra	Open	Powered Cable-No UFP attached	Monitor CC2 for a Sink attach and CC1 for cable detach. Power is not applied to VBUS or VCONN (CC1).		



CC1	CC1         CC2         CONNECTION STATE         RESULTING ACTION						
Open	Ra	Powered Cable-No UFP attached	Monitor CC1 for a Sink attach and CC2 for cable detach. Power is not applied to VBUS or VCONN (CC1).				
Ra	Rd	Powered Cable-UFP Attached	Provide power on VBUS and VCONN CC1) then monitor CC2 for a Sink detach. CC1 is not monitored for a detach.				
Rd	Ra	Powered Cable-UFP attached	Provide power on VBUS and VCONN (CC2) then monitor CC1 for a Sink detach. CC2 is not monitored for a detach.				
Rd	Rd	Debug Accessory Mode attached	Sense either CCy pin for detach.				
Ra	Ra	Audio Adapter Accessory Mode attached	Sense either CCy pin for detach.				

# Table 8-1. Cable Detect States for a Source (continued)

When a TPS25751 port is configured as a Source, a current  $I_{RpDef}$  is driven out each CCy pin and each pin is monitored for different states. When a Sink is attached to the pin, a pulldown resistance of Rd to GND exists. The current  $I_{RpDef}$  is then forced across the resistance Rd, generating a voltage at the CCy pin. The TPS25751 applies  $I_{RpDef}$  until it closes the switch from PP5V to VBUS, at which time application firmware can change to  $I_{Rp1.5A}$  or  $I_{Rp3.0A}$ .

When the CCy pin is connected to an active cable VCONN input, the pulldown resistance is different (Ra). In this case, the voltage on the CCy pin lowers the PD controller recognizes it as an active cable.

The voltage on CCy is monitored to detect a disconnection depending upon which Rp current source is active. When a connection has been recognized and the voltage on CCy subsequently rises above the disconnect threshold for  $t_{CC}$ , the system registers a disconnection.

## 8.3.4.2 Configured as a Sink

When a TPS25751 port is configured as a Sink, the TPS25751 presents a pulldown resistance  $R_{SNK}$  on each CCy pin and waits for a Source to attach and pull up the voltage on the pin. The Sink detects an attachment by the presence of VBUS and determines the advertised current from the Source based on the voltage on the CCy pin.

#### 8.3.4.3 Configured as a DRP

When a TPS25751 port is configured as a DRP, the TPS25751 alternates the CCy pins of the port between the pulldown resistance,  $R_{SNK}$ , and pullup current source,  $I_{Rp}$ .


## 8.3.4.4 Dead Battery Advertisement

The TPS25751 supports booting from no-battery or dead-battery conditions by receiving power from VBUS. Type-C USB ports require a sink to present Rd on the CC pin before a USB Type-C source provides a voltage on VBUS. TPS25751 hardware is configured to present this Rd during a dead-battery or no-battery condition. Additional circuitry provides a mechanism to turn off this Rd once the device no longer requires power from VBUS.

#### 8.3.5 Overvoltage Protection (CC1, CC2)

The TPS25751 detects when the voltage on the CC1 or CC2 pin is too high or there is reverse current into the PP5V pin and takes action to protect the system. The protective action is to disable PP\_CABLE within  $t_{PP\ CABLE\ FSD}$  and disable the USB PD transmitter.








# 8.3.6 Default Behavior Configuration (ADCIN1, ADCIN2)

Note

This functionality is firmware controlled and subject to change.

The ADCINx inputs to the internal ADC control the behavior of the TPS25751 in response to VBUS being supplied when VIN\_3V3 is low (that is the dead-battery scenario). The ADCINx pins must be externally tied to the LDO\_3V3 pin via a resistive divider as shown in the following figure. At power-up the ADC converts the ADCINx voltage and the digital core uses these two values to determine start-up behavior. The available start-up configurations include options for I<sup>2</sup>C target address of I2Ct\_SCL/SDA, sink path control in dead-battery, and default configuration.







The device behavior is determined in several ways depending upon the decoded value of the ADCIN1 and ADCIN2 pins. The following table shows the decoded values for different resistor divider ratios. See *Pin Strapping to Configure Default Behavior* for details on how the ADCINx configurations determine default device behavior. See *I*<sup>2</sup>*C Address Setting* for details on how ADCINx decoded values affects default I<sup>2</sup>C target address.

DIV	= R <sub>DOWN</sub> / (R <sub>UP</sub> + R <sub>DOW</sub>	(N) <sup>(1)</sup>	Without Using R <sub>UP</sub>	ADCINx Decoded Value <sup>(2)</sup>
MIN	Target	MAX	or R <sub>DOWN</sub>	
0	0.0114	0.0228	tie to GND	0
0.0229	0.0475	0.0722	N/A	1
0.0723	0.1074	0.1425	N/A	2
0.1425	0.1899	0.2372	N/A	3
0.2373	0.3022	0.3671	N/A	4
0.3672	0.5368	0.7064	tie to LDO_1V5	5
0.7065	0.8062	0.9060	N/A	6
0.9061	0.9530	1.0	tie to LDO_3V3	7


# Table 8-2. Decoding of ADCIN1 and ADCIN2 Pins

(1) See  $l^2C$  Address Setting to see the exact meaning of  $l^2C$  Address Index.

(2) See *Pin Strapping to Configure Default Behavior* for how to configure a given ADCINx decoded value.

## 8.3.7 ADC

The TPS25751 ADC is shown in Figure 8-23. The ADC is an 8-bit successive approximation ADC. The input to the ADC is an analog input mux that supports multiple inputs from various voltages and currents in the device. The output from the ADC is available to be read and used by application firmware.



Copyright © 2018, Texas Instruments Incorporated

Figure 8-23. SAR ADC

#### 8.3.8 BC 1.2 (USB\_P, USB\_N)

The TPS25751 supports BC 1.2 as a Portable Device or Downstream Port using the hardware shown in Figure 8-24.




Figure 8-24. BC1.2 Hardware Components

## 8.3.9 Digital Interfaces

The TPS25751 contains several different digital interfaces which can be used for communicating with other devices. The available interfaces include one I<sup>2</sup>C controller, one I2C target and additional GPIOs.

## 8.3.9.1 General GPIO

GPIOn pins can be mapped to USB Type-C, USB PD, and application-specific events to control other ICs, interrupt a host processor, or receive input from another IC. This buffer is configurable to be a push-pull output, a weak push-pull, or open drain output. When configured as an input, the signal can be a de-glitched digital input. The push-pull output is a simple CMOS output with independent pull-down control allowing open-drain connections. The weak push-pull is also a CMOS output, but with GPIO\_RPU resistance in series with the drain. The supply voltage to the output buffer is LDO\_3V3 and LDO\_1V5 to the input buffer. When interfacing with non 3.3-V I/O devices the output buffer can be configured as an open drain output and an external pull-up resistor attached to the GPIO pin. The pull-up and pull-down output drivers are independently controlled from the input and are enabled or disabled via application code in the digital core.

PIN NAME	TYPE	SPECIAL FUNCTIONALITY
GPIO0	I/O	General-purpose input or output
GPIO1	I/O	General-purpose input or output
GPIO2	I/O	General-purpose input or output
GPIO3	I/O	General-purpose input or output
GPIO4	I/O	D+, general-purpose input or output, or LD1 for Liquid Detection
GPIO5	I/O	D-, general-purpose input or output, or LD2 for Liquid Detection
GPIO6	I/O	General-purpose input or output
GPIO7	I/O	General-purpose input or output
I2Ct_IRQ(GPIO10)	0	IRQ for optional I2Ct, or used as a general-purpose output
GPIO11	0	General-purpose output
I2Cc_IRQ(GPI012)	I	IRQ for I2Cc, or used as a general-purpose input

# 8.3.9.2 I<sup>2</sup>C Interface

The TPS25751 features two  $I^2C$  interfaces that uses an  $I^2C$  I/O driver like the one shown in Figure 8-25. This I/O consists of an open-drain output and an input comparator with de-glitching.






Figure 8-25. I<sup>2</sup>C Buffer

## 8.3.10 Digital Core

Figure 8-26 shows a simplified block diagram of the digital core.




Figure 8-26. Digital Core Block Diagram

# 8.3.11 I<sup>2</sup>C Interface

The TPS25751 has one I2C target interface ports: I2Ct. I2C port I2Ct is comprised of the I2Ct\_SDA, I2Ct\_SCL, and I2Ct\_IRQ pins. This interface provide general status information about the TPS25751, as well as the ability to control the TPS25751 behavior, supporting communications to/from a connected device and/or cable supporting BMC USB-PD, and providing information about connections detected at the USB-C receptacle.

When the TPS25751 is in 'APP ' mode TI recommends to use standard mode or Fast mode (that is a clock speed no higher than 400 kHz). However, in the BOOT mode when a patch bundle is loaded Fast Mode Plus can be used (see fSCLS).

Copyright © 2024 Texas Instruments Incorporated



The TPS25751 has one I<sup>2</sup>C controller interface port. I<sup>2</sup>C is comprised of the I2C\_SDA and I2C\_SCL pins. This interface can be used to read from or write to external target devices.

During boot, the TPS25751 attempts to read patch and Application Configuration data from an external EEPROM with a 7-bit target address of 0x50. The EEPROM must be at least 36 kilo-bytes.

Table 8-4. I <sup>2</sup> C Summary							
I <sup>2</sup> C BUS TYPE TYPICAL USAGE							
I2Ct	Target	Optionally can be connected to an external MCU. Also used to load the patch and application configuration.					
I2Cc	Controller	Connect to a I <sup>2</sup> C EEPROM, Battery Charger. Use the LDO_3V3 pin as the pullup voltage. Multi- controller configuration is not supported.					

## 8.3.11.1 I<sup>2</sup>C Interface Description

The TPS25751 supports Standard and Fast mode  $I^2C$  interfaces. The bidirectional  $I^2C$  bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a supply through a pullup resistor. Data transfer can be initiated only when the bus is not busy.

A controller sending a Start condition, a high-to-low transition on the SDA input and output, while the SCL input is high initiates I<sup>2</sup>C communication. After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period as changes in the data line at this time are interpreted as control commands (Start or Stop). The controller sends a Stop condition, a low-to-high transition on the SDA input and output while the SCL input is high.

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a target receiver is addressed, it must generate an ACK after each byte is received. Similarly, the controller must generate an ACK after each byte that it receives from the target transmitter. Setup and hold times must be met to ensure proper operation.

A controller receiver signals an end of data to the target transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the target. The controller receiver holding the SDA line high does this. In this event, the transmitter must release the data line to enable the controller to generate a Stop condition.

Figure 8-27 shows the start and stop conditions of the transfer. Figure 8-28 shows the SDA and SCL signals for transferring a bit. Figure 8-29 shows a data transfer sequence with the ACK or NACK at the last clock pulse.




Figure 8-27. I<sup>2</sup>C Definition of Start and Stop Conditions




Figure 8-29. I<sup>2</sup>C Acknowledgment

## 8.3.11.1.1 I<sup>2</sup>C Clock Stretching

The TPS25751 features clock stretching for the I<sup>2</sup>C protocol. The TPS25751 target I<sup>2</sup>C port can hold the clock line (SCL) low after receiving (or sending) a byte, indicating that it is not yet ready to process more data. The controller communicating with the target must not finish the transmission of the current bit and must wait until the clock line actually goes high. When the target is clock stretching, the clock line remains low.

The controller must wait until it observes the clock line transitioning high plus an additional minimum time (4  $\mu$ s for standard 100-kbps I<sup>2</sup>C) before pulling the clock low again.

Any clock pulse can be stretched but typically it is the interval before or after the acknowledgment bit.

#### 8.3.11.1.2 I<sup>2</sup>C Address Setting

The I2C controller must only use I2Ct\_SCL/SDA for loading a patch bundle.

Once the boot process is complete, the port has a unique target address on the I2Ct\_SCL/SDA bus as selected by the ADCINx pins.

I <sup>2</sup> C ADDRESS INDEX	TARGET ADDRESS							AVAILABLE	
(DECODED FROM ADCIN1 AND ADCIN2) <sup>(1)</sup>	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	DURING BOOT
#1	0	1	0	0	0	0	0	R/W	Yes
#2	0	1	0	0	0	0	1	R/W	Yes
#3	0	1	0	0	0	1	0	R/W	Yes
#4	0	1	0	0	0	1	1	R/W	Yes

Table 8-5. I<sup>2</sup>C Default Target Address for I2Ct\_SCL/SDA.


(1) See *Pin Strapping to Configure Default Behavior* details about ADCIN1 and ADCIN2 decoding.

#### 8.3.11.1.3 Unique Address Interface

The Unique Address Interface allows for complex interaction between an  $I^2C$  controller and a single TPS25751. The  $I^2C$  target sub-address is used to receive or respond to Host Interface protocol commands. Figure 8-30 and Figure 8-31 show the write and read protocol for the  $I^2C$  target interface, and a key is included in Figure 8-32

Copyright © 2024 Texas Instruments Incorporated

to explain the terminology used. The key to the protocol diagrams is in the SMBus Specification and is repeated here in part.



# Figure 8-32. I<sup>2</sup>C Read/Write Protocol Key

# 8.4 Device Functional Modes

#### 8.4.1 Pin Strapping to Configure Default Behavior

During the boot procedure, the device reads the ADCINx pins and set the configurations based on the table below. The device then attempts to load a configuration from an external EEPROM on the I2Cc bus. If no EEPROM is detected, then the device waits for an external host to load a configuration.

When an external EEPROM is used, each device is connected to a unique EEPROM, and cannot be shared for multiple devices. The external EEPROM is set at 7-bit target address 0x50.



ADCIN1 DECODED VALUE <sup>(2)</sup>	ADCIN2 DECODED VALUE <sup>(2)</sup>	I <sup>2</sup> C ADDRESS INDEX <sup>(1)</sup>	DEAD BATTERY CONFIGURATION
7	5	#1	AlwaysEnableSink: The device always enables the sink path
5	5	#2	regardless of the amount of current the attached source is offering. USB PD is disabled until configuration is loaded. This
2	0	#3	configuration is used with an external embedded controller. The
1	7	#4	embedded controller manages the battery charger in the system when present.
7	3	#1	NegotiateHighVoltage: The device always enables the sink path
3	3	#2	during the initial implicit contract regardless of the amount of current the attached source is offering. The PD controller enters
4	0	#3	the 'APP ' mode, enable USB PD PHY and negotiate a contract
3	7	#4	for the highest power contract that is offered up to 20 V. The configuration cannot be used when a patch is loaded from EEPROM. This option is not recommended for systems that can boot from 5 V. This configuration is not valid to use with any supported battery chargers.
7	0	#1	SafeMode: The device does not enable the sink path. USB
0	0	#2	PD is disabled until configuration is loaded. Note that the configuration can put the device into a source-only mode. This
6	0	#3	is recommended when the application loads the patch from
5	7	#4	EEPROM. This configuration is recommended when the PD controller manages the battery charger when present.

## Table 8-6. Device Configuration using ADCIN1 and ADCIN2


(1) See Table 8-5 to see the exact meaning of I<sup>2</sup>C Address Index.

(2) See Table 8-2 for how to configure a given ADCINx decoded value.

#### 8.4.2 Power States

The TPS25751 can operate in one of three different power states: Active, Idle, or Sleep. The Modern Standby mode is a special case of the Idle mode. The functionality available in each state is summarized in Table 8-7. The device automatically transitions between the three power states based on the circuits that are active and required. See Figure 8-33. In the Sleep state, the TPS25751 detects a Type-C connection. Transitioning between the Active mode to Idle mode requires a period of time (T) without any of the following activity:

- Incoming USB PD message
- Change in CC status
- · GPIO input event
- I<sup>2</sup>C transactions
- Voltage alert
- Fault alert



#### Figure 8-33. Flow Diagram for Power States

#### Table 8-7. Power Consumption States

	ACTIVE SOURCE MODE <sup>(1)</sup>	ACTIVE SINK MODE <sup>5</sup>	IDLE SOURCE MODE	IDLE SINK MODE	MODERN STANDBY SOURCE MODE <sup>3</sup>	MODERN STANDBY SINK MODE <sup>4</sup>	SLEEP MODE <sup>2</sup>
PP_5V	enabled	disabled	enabled	disabled	enabled	disabled	disabled

Copyright © 2024 Texas Instruments Incorporated



Table 8-7. Power Consumption States (continued)							
	ACTIVE SOURCE MODE <sup>(1)</sup>	ACTIVE SINK MODE <sup>5</sup>	IDLE SOURCE MODE	IDLE SINK MODE	MODERN STANDBY SOURCE MODE <sup>3</sup>	MODERN STANDBY SINK MODE <sup>4</sup>	SLEEP MODE <sup>2</sup>
PP_HV (TPS25751D)	disabled	enabled	disabled	enabled	disabled	disabled	disabled
PP_EXT (TPS25751S)	disabled	enabled	disabled	enabled	disabled	disabled	disabled
PP_CABLE	enabled	enabled	enabled	enabled	disabled	disabled	disabled
external CC1 termination	Rd	Rp 3.0A	Rd	Rp 3.0A	open	open	open
external CC2 termination	open	open	open	open	open	open	open

(1) This mode is used for:  $I_{VIN_{3V3,ActSrc}}$ .

(2) This mode is used for:  $I_{VIN_{3V3,Sleep}}$ 

(3) This mode is used for: P<sub>MstbySrc</sub>

(4) This mode is used for: P<sub>MstbySnk</sub>

(5) This mode is used for:  $I_{VIN_3V3,ActSnk}$ 

# 8.5 Thermal Shutdown

The TPS25751 features a central thermal shutdown as well as independent thermal sensors for each internal power path. The central thermal shutdown monitors the overall temperature of the die and disables all functions except for supervisory circuitry when die temperature goes above a rising temperature of  $T_{SD\_MAIN}$ . The temperature shutdown has a hysteresis of  $T_{SDH\_MAIN}$  and when the temperature falls back below this value, the device resumes normal operation.

The power path thermal shutdown monitors the temperature of each internal PP5V-to-VBUS power path and disables both power paths and the VCONN power path when either exceeds  $T_{SD\_PP5V}$ . Once the temperature falls by at least  $T_{SDH\_PP5V}$ , the path can be configured to resume operation or remain disabled until re-enabled by firmware.



# 9 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 9.1 Application Information

The TPS25751 is a stand-alone Type-C PD controller for power-only USB-PD applications. Initial device configuration is configured from an external EEPROM through a firmware configuration bundle loaded on to the device during boot. The bundle is loaded over I<sup>2</sup>C from an external EEPROM. The TPS25751 firmware configuration can be customized for each specific application. The firmware configuration can be generated through the Web Tool.

The TPS25751 is ideal for single port power applications supporting the following PD architectures.

- Designs for both Power Provider (Source) and Power Consumer (Sink)
- Designs for Power Consumer (Sink)

An external EEPROM is required to download a pre-configured firmware on the TPS25751 device through the I<sup>2</sup>C interface.

The TPS25751 firmware can be configured using the Web Tool for the application-specific PD charging architecture requirements and data roles. The tool also provides additional optional firmware configuration that integrates control for select Battery Charger Products (BQ). The TPS25751 I<sup>2</sup>C controller interfaces with the Battery Chargers with pre-configured GPIO settings and I<sup>2</sup>C controller events. The Application Customization Tool available with the TPS25751 provides details of the supported Battery Charger Products (BQ).

# 9.2 Typical Application

The following show the block diagrams for various applications. Note that some of these features are GPIO usage dependent.




Figure 9-1. TPS25751D Battery Charger & Full System Block Diagram






Figure 9-2. TPS25751S Battery Charger & Full System Block Diagram





Figure 9-3. TPS25751D Battery Charger System Block Diagram







# 9.2.1 Design Requirements

## 9.2.1.1 Programmable Power Supply (PPS) - Design Requirements

Programmable Power Supply (PPS) defines a specific voltage and current (Augmented Power Data Object) that is used in direct charging applications. A PPS source needs to meet the source voltage and current resolution required for direct charging applications. A PPS sink requests the voltage and current required for direct charging within the capabilities of PPS source.

Power Path	PD Power Source	VBUS Voltage	VBUS Current
TPS25751D - PPHV	60W/100W	5V - 21V (20mV Steps)	3A/5A (50mA Steps)
TPS25751S - PPEXT	60W/100W	5V - 21V (20mV Steps)	3A/5A (50mA Steps)

Table 9-2. PPS Sink 60W/100W Re	quirements
---------------------------------	------------

Power Path	PD Power Sink	VBUS Voltage	VBUS Current
TPS25751D - PPHV	60W/100W	5V - 21V	3A/5A
TPS25751S - PPEXT	60W/100W	5V - 21V	3A/5A

#### 9.2.1.2 Liquid Detection Design Requirements

Portable Type-C and PD applications are subject to environments that wet the Type-C connector. Liquid on the Type-C connector leads to corrosion or system damage. Detecting liquid leverages the SBU1/2 pins on the Type-C connector to not interfere with USB2/3 operation or PD communication.






Figure 9-5. Liquid Detection Cases

# 9.2.1.3 BC1.2 Application Design Requirements

The PD controller taps the USB D+ and D- pins to provide BC1.2 detection and advertisement. The USB D+ and D- are connected to the USB Host (DFP) or USB Device (UFP) from the Type-C connector for Charging Data Port applications.

# 9.2.1.4 USB Data Support Design Requirements

For USB3 operation, the SSTX/RX are muxed to the Type-C connector. A SuperSpeed Mux generally has two control signals; enable and plug orientation. The PD controller determines when a connection is detected and drives the required GPIO to control the SuperSpeed Mux.

# 9.2.2 Detailed Design Procedure

# 9.2.2.1 Programmable Power Supply (PPS)

The TPS25751 supports Programmable Power Supply (PPS) source and sink. When the TPS25751 negotiates a PPS contract as a source, the device enables the high-voltage power path (PPHV for D variant, PPEXT for S variant) and communicate with the supported TI battery charger (BQ25792 and BQ25756) to supply the negotiated voltage. TPS25751 only supports PPS within a 5V to 21V range according to PD 3.1 specification and is enabled through the Application Customization Tool.






Figure 9-6. TPS25751D PPS with Battery Charger




Figure 9-7. TPS25751S PPS with Battery Charger

# 9.2.2.2 Liquid Detection

The TPS25751 supports liquid detection using the built-in internal ADC and GPIO with external circuitry. Figure 9-8 and Figure 9-9 show the hardware implementation for liquid detection with the TPS25751. The TPD2S300 is used to protect the GPIO, ADC, and LDO\_3V3 pins from over voltage conditions when there is liquid shorting VBUS to the SBU1/2 pins. Table 9-3 shows the recommended components used to implement the external liquid detection circuitry. When liquid is detected, the TPS25751 takes action to protect the Type-C port. Systems using an embedded host controller, can leverage the Host Interface for additional notification and control.






Figure 9-8. TPS25751 Liquid Detection Block Diagram - 2 GPIO Control




Figure 9-9. TPS25751 Liquid Detection Block Diagram - 1 GPIO Control

Q_Pn (GPIO PMOS)	Q_Nn (GPIO NMOS)	Rup	Rdown
CSD25480F3 (Vgsth -0.95V or similar)	CSD15380F3 (Vgsth 1.1V or similar)	100kOhm (5%)	1MOhm (5%)

#### 9.2.2.2.1 Liquid Detection Operation

The TPS25751 supports liquid detection by measuring the voltage level across the SBU pins of the Type-C connector. When a short occurs across the SBU pins to another Type-C pin(s), the TPS25751 takes action to protect the the Type-C port by disabling the power paths and notifies the embedded controller when applicable. Once liquid has been detected, the TPS25751 continuously monitors the SBU voltage. During the SBU voltage monitoring, if the liquid/short is no longer present the TPS25751 takes action to return to normal operation.







Figure 9-10. TPS25751 Liquid Detection Operation

# 9.2.2.3 BC1.2 Application

The TPS25751 supports BC1.2 detection and advertisement modes and are configurable through the Web Tool.





# 9.2.2.4 USB Data Support

The TPS25751 supports USB data speed up to USB 3.2 Gen 2. When entering USB enumeration, the TPS25751 controls USB SuperSpeed Mux (TUSB1142) using GPIO controls. The GPIO control is configured through using the Application Customization Tool, GPIO events are found in the Technical Reference Manual.







Figure 9-12. TPS25751D USB Data Support





# 9.2.3 Application Curves

# 9.2.3.1 Programmable Power Supply (PPS) Application Curves

The following are captured when the TPS25751 is acting as a PPS Source. The VBUS plot shows the PPS negotiation increasing and decreasing from 5V to 21V to 5V. The PD negotiation snap shot shows the VBUS requested voltage increasing by 100mV.





Figure 9-14. PPS PD Negotiation VBUS Increasing/Decreasing

- 🗉 🚔 SOP' Discover Identity > Ack (Type-C to Type-C 3A)
- 🗈 🏓 Source Capabilities (1=Fixed 5V 3A, 2=Fixed 9V 3A, 3=Fixed 15V 3A, 4=Fixed 20V 3A, 5=Prog 5V-11V 3A, 6=Prog 5V-16V 3A, 7=Prog 5V-21V 3A)
- ↓ Request (1=Fixed 5V 3A, Requested 3A, Max 3A) > Accepted

   → PsRdy
   ■ ↓ Discover Identity > Nak
- 🗄 🚖 SOP' Discover SVIDs > Ack (Cypress)
- 🗉 🛔 Request (7=Prog 5V-21V 3A, Requested 5V 3A) > Accepted
- 🗄 🏓 🛛 PsRdy
- ⊞ L Request (7=Prog 5V-21V 3A, Requested 5.1V 3A) > Accepted
- 🗄 🏓 PsRdy
- ⊕ PsRdy
   ⊕ 1/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   ⊕ 2/2
   <
- m Request (/=Prog 5V-21V SA, Requested 5.5V SA) \* Accepted → PsRdy

- 🗉 🏓 PsRdy

# Figure 9-15. PPS PD Negotiation Log

# 9.2.3.2 Liquid Detection Application Curves

The figures below show the liquid detection behavior with corrosion mitigation disabled and enabled. Liquid is detected on both Figure 9-16 and Figure 9-17 on the SBU2 pin.






Figure 9-16. Liquid Detection Behavior - No Corrosion Mitigation




Figure 9-17. Liquid Detection Behavior - Corrosion Mitigation

Liquid Detection occurs in burst which can be configured. When the PD Controller checks for liquid it toggles the SBU1/2 circuitry, and pulls down the SBU1/2 circuitry when liquid detection is disabled.





Figure 9-18. Liquid Detection and SBU1/2 Toggle


# 9.2.3.3 BC1.2 Application Curves

The plots below show the BC1.2 advertisement and detection with the TPS25751.






# Figure 9-19. BC1.2 DCP Advertisement



# Figure 9-20. BC1.2 CDP Advertisement





# Figure 9-21. BC1.2 DCP Detection



# Figure 9-22. BC1.2 CDP Detection

# 9.2.3.4 USB Data Support Application Curves

The following show the control signals used by a USB SuperSpeed Mux. For a normal orientation, the CC1 pin is connected. For a flipped orientation, the CC2 pin is connected.






Figure 9-23. USB SuperSpeed Mux Control - Normal Orientation




Figure 9-24. USB SuperSpeed Mux Control - Flipped Orientation

# 9.3 Power Supply Recommendations

# 9.3.1 3.3-V Power

# 9.3.1.1 VIN\_3V3 Input Switch

The VIN\_3V3 input is the main supply of the TPS25751 device. The VIN\_3V3 switch (see *Power Management*) is a uni-directional switch from VIN\_3V3 to LDO\_3V3, not allowing current to flow backwards from LDO\_3V3 to VIN\_3V3. This switch is on when the 3.3-V supply is available and the dead-battery flag is cleared. The

Copyright © 2024 Texas Instruments Incorporated



recommended capacitance  $C_{VIN_3V3}$  (see *Recommended Capacitance*) must be connected from the VIN\_3V3 pin to the GND pin).

#### 9.3.2 1.5-V Power

The internal circuitry is powered from 1.5 V. The 1.5-V LDO steps the voltage down from LDO\_3V3 to 1.5 V. The 1.5-V LDO provides power to all internal low-voltage digital circuits which includes the digital core, and memory. The 1.5-V LDO also provides power to all internal low-voltage analog circuits. Connect the recommended capacitance  $C_{LDO}_{1V5}$  (see *Recommended Capacitance*) from the LDO\_1V5 pin to the GND pin.

#### 9.3.3 Recommended Supply Load Capacitance

*Recommended Capacitance* lists the recommended board capacitances for the various supplies. The typical capacitance is the nominally rated capacitance that must be placed on the board as close to the pin as possible. The maximum capacitance must not be exceeded on pins for which it is specified. The minimum capacitance is minimum capacitance allowing for tolerances and voltage derating ensuring proper operation.

# 9.4 Layout

#### 9.4.1 TPS25751D - Layout

## 9.4.1.1 Layout Guidelines

Proper routing and placement maintain signal integrity for high speed signals and improve the heat dissipation from the power paths. The combination of power and high speed data signals are easily routed if the following guidelines are followed. Best practice is to consult with board manufacturing to verify manufacturing capabilities.

#### 9.4.1.1.1 Recommended Via Size

Proper via stitching is recommended to carrying current for the VBUS power paths and grounding. The recommended minimum via size is shown below, but larger vias are an option for low density PCB designs. A single via is capable of carrying 1A, verify the tolerance with the board manufacturing. Vias are recommended to be tented when located close to the PD controller.




Figure 9-25. Recommend Minimum Via Size

#### 9.4.1.1.2 Minimum Trace Widths

Below are the minimum trace widths for analog and digital pins. The trace width limitations are also defined by the board manufacturing process used. Consult with manufacturing for determining the minimum trace widths and tolerance.

Route	Minimum Width (mils)	
CC1, CC2	10	
VIN_3V3, LDO	10	
Component GND	16	

Table 9-4. Minimum Trace W	Vidth
----------------------------	-------




#### Table 9-4. Minimum Trace Width (continued)

Route	Minimum Width (mils)
GPIO	4

#### 9.4.1.2 Layout Example

## 9.4.1.2.1 TPS25751D Schematic Layout Example

Follow the differential impedances for Super / High Speed signals defined by their specifications (USB2.0). All I/O are fanned out to provide an example for routing out all pins, not all designs utilize all of the I/O on the TPS25751D.



#### Figure 9-26. TPS25751D Example Schematic

#### 9.4.1.2.2 TPS25751D Layout Example - PCB Plots

The following TPS25751D PCB Layout figures show the recommended layout, placement, and routing.








Figure 9-27. TPS25751D PCB Layout - Top Composite










Figure 9-29. TPS25751D PCB Layout - Top Layer Routing




Figure 9-30. TPS25751D PCB Layout - Internal Power Layer







Figure 9-31. TPS25751D PCB Layout - GND Layer





9.4.1.2.2.1 TPS25751D Component Placement

LDO\_1V5 (pin 4), LDO\_3V3 (pin 1), and VIN\_3V3 (pin 38)



The decoupling capacitors for LDO\_3V3, LDO\_1V5, and VIN\_3V3 (C15, C16, and C17 respectively) need to be placed as close as possible to TPS25751D device for optimal performance. For this example to minimize solution size, the decoupling capacitors are placed on the bottom layer with their ground pads directly underneath the ground pad of TPS25751D. Use a maximum of one via per pin from TPS25751D to the decoupling capacitors if placed on a different layer. Use a minimum of 10mil trace width to route these three traces, preferably with 16mil trace width if possible.

### CC1 (pin 28) and CC2 (pin 29)

CC1 (C11) and CC2 (C10) capacitors need to be placed as close as possible to their respective pins and on the same layer as the TPS25751D device. When routing the CCx traces, DO NOT via to another layer in between the CCx pins of the TPS25751D to the CCx capacitors. Check to make sure the CCx capacitors are not place outside the CC trace creating an antenna, instead have the traces pass directly through the CCx capacitor pads as shown in the example layout (refer to figure 10-14). Use a minimum of 10mil trace width to ensure Vconn support (5V/0.6A).

#### 9.4.1.2.2.2 TPS25751D PP5V

The 10uF decoupling capacitor (C9) need to be placed as close as possible to the PP5V pins of TPS25751D. DO NOT use traces for PP5V. The PP5V power plane needs to be sized to support up to 3.6A (up to 3A for sourcing, 600mA for Vconn). When connecting the PP5V pins (pins 34 and 35) to the 5V power plane, use a minimum of 4 vias in parallel and close to the device to improve current sharing. Minimize the bottle necks cause by other vias or traces, large bottle necks reduces the efficiency of the power plane.

The bulk capacitors (C6, C7, and C8) represent capacitances from the system 5V rail, these are placed further away from TPS25751D on the same PP5V power plane. Refer to figure 10-14 and figure 10-15 for placement and trace reference.

#### 9.4.1.2.2.3 TPS25751D PPHV

Place the PPHV decoupling capacitors (C12, C13, and C14) as close as possible to TPS25751D, these do not need to be on the same layer as the device. The PPHV power plane needs to be sized to support up to 5A of current. When connecting the PPHV plane to a different layer, use a minimum of 6 vias in parallel per layer change. It is highly recommended to have more than 6 vias if possible for layer change to improve current sharing and efficiency.

#### 9.4.1.2.2.4 TPS25751D VBUS

#### VBUS (pins 32 and 33) and VBUS\_IN (pins 23, 24, and 25)

Place the VBUS decoupling capacitor (C1) as close as possible to TPS25751D, the capacitor does not need to be on the same layer as the device. The VBUS power plane need to be sized to support up to 5A of current if 100W application is required. When connecting the VBUS pins (pins 32 and 33) plane to a different layer, use a minimum of 3 vias per layer change. When connecting the VBUS\_IN pins (pins 23, 24, and 25) plane to a different layer, use a different layer, use a minimum of 6 vias per layer change. Refer to figure 10-14 and figure 10-15 for capacitors and via placement.

At the Type-C port/connector, it is recommended to use minimum of 6 vias from the connector VBUS pins for layer changes. Place the 10nF caps (C2, C3, C4, and C5) and the 22V TVS diode (U2) as close as possible to the connector VBUS pins as shown in figure 10-15.

When routing the VBUS power plane from the Type-C connector to the TPS25751D VBUS pins, minimize bottle necks caused by other vias and traces to improve current flow. The example layout shown in figure 10-17 uses an internal layer to route the VBUS plane from the connector to TPS25751D.

## 9.4.1.2.2.5 TPS25751D I/O (I2C, ADCINs, GPIOs)

# I2C, ADCIN1/2, and GPIO pins

Fan these traces out from the TPS25751D, use vias to connect the net to a routing layer if needed. For these nets, use 4mil to 10mil trace width.



# I2Cc\_SDA/SCL/IRQ (pins 8, 9, and 10) and I2Ct\_SCL/SDA/IRQ (pins 16, 17, and 18)

Minimize trace width changes to avoid I2C communication issues.

### ADCIN1 and ADCIN2 (pins 2 and 3)

Keep the ADCINx traces away from switching elements. If a resistor divider is used, place the divider close to LDO\_3V3 or LDO\_1V5.

## GPIO (pins 5, 6, 7, 19, 26, 27, 37, 36, and 13)

Separate GPIO traces running in parallel by a trace width. Keep the GPIOx traces away from switching elements.

#### 9.4.1.2.2.6 TPS25751D DRAIN

The DRAIN pad is used to dissipate heat for the internal high voltage power path (PPHV). Connect the Drain pins (pins 15 and 30) to the Drain pad underneath the TPS25751D device. Connect the through hole vias from the drain pad on the top layer to a copper pour on the bottom layer to help dissipate heat. Additional vias can be added to improve thermal dissipation.

#### 9.4.1.2.2.7 TPS25751D GND

The GND pad is used to dissipate heat for the TPS25751D device. Connect the GND pins (pins 11, 12, 14 and 31) to the Ground pad underneath the TPS25751D device. Connect the through hole vias from the ground pad on the top layer to a copper pour on the bottom layer to help dissipate heat. Additional vias can be added to improve thermal dissipation.



# 9.4.2 TPS25751S - Layout

#### 9.4.2.1 Layout Guidelines

Proper routing and placement maintain signal integrity for high speed signals and improve the heat dissipation from the power paths. The combination of power and high speed data signals are easily routed if the following guidelines are followed. Best practice is to consult with board manufacturing to verify manufacturing capabilities.

#### 9.4.2.1.1 Recommended Via Size

Proper via stitching is recommended to carrying current for the VBUS power paths and grounding. The recommended minimum via size is shown below, but larger vias are an option for low density PCB designs. A single via is capable of carrying 1A, verify the tolerance with the board manufacturing. Vias are recommended to be tented when located close to the PD controller.




Figure 9-33. Recommend Minimum Via Size

#### 9.4.2.1.2 Minimum Trace Widths

Below are the minimum trace widths for analog and digital pins. The trace width limitations are also defined by the board manufacturing process used. Consult with manufacturing for determining the minimum trace widths and tolerance.

Route	Minimum Width (mils)	
CC1, CC2	10	
VIN_3V3, LDO	10	
Component GND	16	
GPIO	4	

### Table 9-5. Minimum Trace Width

#### 9.4.2.2 Layout Example

#### 9.4.2.2.1 TPS25751S Schematic Layout Example

Follow the differential impedances for Super / High Speed signals defined by their specifications (USB2.0). All I/O are fanned out to provide an example for routing out all pins, not all designs utilize all of the I/O on the TPS25751S.






Figure 9-34. TPS25751S Example Schematic

# 9.4.2.2.2 TPS25751S Layout Example - PCB Plots

The following TPS25751S PCB Layout figures show the recommended layout, placement, and routing.




Figure 9-35. TPS25751S PCB Layout - Top Composite







Figure 9-36. TPS25751S PCB Layout - Bottom Composite











Figure 9-38. TPS25751S PCB Layout - Internal Power Layer










Figure 9-40. TPS25751S PCB Layout - Bottom Layer

# 9.4.2.2.2.1 TPS25751S Component Placement

# LDO\_1V5 (pin 4), LDO\_3V3 (pin 1), and VIN\_3V3 (pin 32)

The decoupling capacitors for LDO\_3V3, LDO\_1V5, and VIN\_3V3 (C15, C16, and C17 respectively) need to be placed as close as possible to TPS25751S device for optimal performance. For this example to minimize solution size, the decoupling capacitors are placed on the bottom layer with their ground pads directly underneath the ground pad of TPS25751S. Use a maximum of one via per pin from TPS25751S to the decoupling capacitors if placed on a different layer. Use a minimum of 10mil trace width to route these three traces, preferably with 16mil trace width if possible.

# CC1 (pin 24) and CC2 (pin 25)

CC1 (C11) and CC2 (C10) capacitors need to be placed as close as possible to their respective pins and on the same layer as the TPS25751S device. When routing the CCx traces, DO NOT via to another layer in between the CCx pins of the TPS25751S to the CCx capacitors. Check to make sure the CCx capacitors are not place outside the CC trace creating an antenna, instead have the traces pass directly through the CCx capacitor pads as shown in the example layout (refer to figure 10-21). Use a minimum of 10mil trace width to ensure Vconn support (5V/0.6A).

# 9.4.2.2.2.2 TPS25751S PP5V

The 10uF decoupling capacitor (C8) need to be placed as close as possible to the PP5V pins of TPS25751S. DO NOT use traces for PP5V. The PP5V power plane needs to be sized to support up to 3.6A (up to 3A for sourcing, 600mA for Vconn). When connecting the PP5V pins (pins 28 and 29) to the 5V power plane, use a minimum of 4 vias in parallel and close to the device to improve current sharing. Minimize the bottle necks cause by other vias or traces, large bottle necks reduces the efficiency of the power plane. The bulk capacitors (C6, C7, and C9) represent capacitances from the system 5V rail, these are placed further away from TPS25751S on the same PP5V power plane. Refer to figure 10-21 and figure 10-22 for placement and trace reference.

# 9.4.2.2.2.3 TPS25751S PP\_EXT

Place the PP\_EXT decoupling capacitors (C12, C13, and C14) as close as possible to TPS25751S, these do not need to be on the same layer as the device. The PP\_EXT power plane needs to be sized to support up to

Copyright © 2024 Texas Instruments Incorporated



5A of current. When connecting the PP\_EXT plane to a different layer, use a minimum of 6 vias in parallel per layer change. It is highly recommended to have more than 6 vias if possible for layer change to improve current sharing and efficiency.

## VSYS (pin 19)

The VSYS pin (pin 19) can be connected with a trace (recommended 6mil trace width) to any of the vias on the PPHV plane. It is recommended to connect to a via close to the source pin of the VSYS N-ch MOSFET(pins A2, B2, D2, and E2 of the Q1 FET in the example schematic) to improve reverse current sensing protection. Refer to section 9.3.3.2.2 for additional information on RCP.

#### 9.4.2.2.2.4 TPS25751S VBUS

#### VBUS (pins 26 and 27)

Place the VBUS decoupling capacitor (C1) as close as possible to TPS25751S, the capacitor does not need to be on the same layer as the device. The VBUS power plane need to be sized to support up to 5A of current if 100W application is required. When connecting the VBUS pins (pins 26 and 27) plane to a different layer, use a minimum of 3 vias per layer change. When connecting the VBUS power plane to a different layer, use a minimum of 6 vias per layer change. Refer to figure 10-21 and figure 10-22 for capacitors and via placement.

At the Type-C port/connector, it is recommended to use minimum of 6 vias from the connector VBUS pins for layer changes. Place the 10nF caps (C2, C3, C4, and C5) and the 22V TVS diode (U2) as close as possible to the connector VBUS pins as shown in figure 10-22.

When routing the VBUS power plane from the Type-C connector to the TPS25751S VBUS pins, minimize bottle necks caused by other vias and traces to improve current flow. The example layout shown in figure 10-24 uses an internal layer to route the VBUS plane from the connector to TPS25751S.

## 9.4.2.2.2.5 TPS25751S I/O

#### I2C, ADCIN1/2, and GPIO pins

Fan these traces out from the TPS25751S, use vias to connect the net to a routing layer if needed. For these nets, use 4mil to 10mil trace width.

#### I2Cc\_SDA/SCL/IRQ (pins 8, 9, and 10) and I2Ct\_SCL/SDA/IRQ (pins 15, 16, and 17)

Minimize trace width changes to avoid I2C communication issues.

#### ADCIN1 and ADCIN2 (pins 2 and 3)

Keep the ADCINx traces away from switching elements. If a resistor divider is used, place the divider close to LDO\_3V3 or LDO\_1V5.

#### GPIO (pins 5, 6, 7, 18, 22, 23, 31, 30, and 13)

Separate GPIO traces running in parallel by a trace width. Keep the GPIOx traces away from switching elements.

#### 9.4.2.2.2.6 TPS25751S PPEXT Gate Driver

#### GATE\_VSYS (pin 20)

The GATE\_VSYS pin (pin 20) can be connected with a trace (recommended 6mil trace width) to the gate pins of the N-ch MOSFET with source tied to PPHV. It is recommended to **NOT** via directly to the gate pin of the N-ch MOSFET, instead use via(s) to connect the GATE\_VSYS pin from the TPS25751S to the gate pin of the N-ch MOSFET. Refer to figure 10-21 and figure 10-22 for examples on how to connect the traces.

#### GATE\_VBUS (pin 21)

The GATE\_VBUS pin (pin 21) can be connected with a trace (recommended 6mil trace width) to the gate pins of the N-ch MOSFET with source tied to VBUS. It is recommended to **NOT** via directly to the gate pin of the N-ch MOSFET, instead use via(s) to connect the GATE\_VBUS pin from the TPS25751S to the gate pin of the N-ch MOSFET. Refer to figure 10-21 and figure 10-22 for examples on how to connect the traces.



#### 9.4.2.2.2.7 TPS25751S GND

The GND pad is used to dissipate heat for the TPS25751S device. Connect the GND pins (11, 12, 14 and 31) to the Ground pad (39) underneath the TPS25751S device. Connect the through hole vias from the ground pad on the top layer to a copper pour on the bottom layer to help dissipate heat. Additional vias can be added to improve thermal dissipation.



### **10 Device and Documentation Support**

### **10.1 Device Support**

### 10.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 10.1.2 Firmware Warranty Disclaimer

IN ORDER FOR THE DEVICE TO FUNCTION IN ACCORDANCE WITH THE RELEVANT SPECIFICATIONS, YOU WILL NEED TO DOWNLOAD THE LATEST VERSION OF THE FIRMWARE FOR THE DEVICE (SEE SECTION ON RECEIVING NOTIFICATION OF DOCUMENTATION AND FIRMWARE UPDATES). IF YOU DO NOT DOWNLOAD AND INCORPORATE THE LATEST VERSION OF THE FIRMWARE INTO THE DEVICE, THEN THE DEVICE IS PROVIDED "AS IS" AND TI MAKES NO WARRANTY OR REPRESENTATION WHATSOEVER IN RESPECT OF SUCH DEVICE, AND DISCLAIMS ANY AND ALL WARRANTIES AND REPRESENTATIONS WITH RESPECT TO SUCH DEVICE. FURTHER, IF YOU DO NOT DOWNLOAD AND INCORPORATE THE LATEST VERSION OF THE FIRMWARE INTO THE DEVICE, TI WILL NOT BE LIABLE FOR AND SPECIFICALLY DISCLAIMS ANY DAMAGES, INCLUDING DIRECT DAMAGES, HOWEVER CAUSED, WHETHER ARISING UNDER CONTRACT, TORT, NEGLIGENCE, OR OTHER THEORY OF LIABILITY RELATING TO THE DEVICE, EVEN IF TI IS ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

### **10.2 Documentation Support**

#### **10.2.1 Related Documentation**

- USB-PD Specifications
- USB Power Delivery Specification

### **10.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **10.4 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 10.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

USB Type-C<sup>®</sup> is a registered trademark of USB Implementers Forum.

All trademarks are the property of their respective owners.

#### **10.6 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



### **11 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision * (October 2023) to Revision A (March 2024)	Page
•	Changed data sheet status from "Advance Information" to "Production Data"	1

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS25751DREFR	ACTIVE	WQFN	REF	38	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	25751D BG	Samples
TPS25751SRSMR	ACTIVE	VQFN	RSM	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	25751S BG	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

8-May-2024

www.ti.com

Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS25751DREFR	WQFN	REF	38	3000	330.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TPS25751SRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

2-May-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS25751DREFR	WQFN	REF	38	3000	367.0	367.0	35.0	
TPS25751SRSMR	VQFN	RSM	32	3000	367.0	367.0	35.0	


# **REF0038A**



## **PACKAGE OUTLINE**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.




# **REF0038A**

# **EXAMPLE BOARD LAYOUT**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **REF0038A**

# **EXAMPLE STENCIL DESIGN**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## **RSM 32**

4 x 4, 0.4 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4224982/A

# **RSM0032B**



## **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **RSM0032B**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **RSM0032B**

# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated