





SN74LV3T99-Q1 SCAS985 - MARCH 2024

SN74LV3T99-Q1 Automotive Ultra-Configurable Multiple-Function Gates with 3-State **Outputs and Logic-Level Shifter**

1 Features

Texas

INSTRUMENTS

- AEC-Q100 qualified for automotive applications:
 - Device temperature grade 1: -40°C to +125°C
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C4B
- Wide operating range of 1.65V to 5.5V
- 5.5V tolerant input pins
- Single-supply voltage translator (refer to LVxT Enhanced Input Voltage):
 - Up translation:
 - 1.2V to 1.8V
 - 1.5V to 2.5V
 - 1.8V to 3.3V
 - 3.3V to 5.0V
 - Down translation:
 - 5.0V, 3.3V, 2.5V to 1.8V
 - 5.0V. 3.3V to 2.5V
 - 5.0V to 3.3V
- Up to 150Mbps with 5V or 3.3V V_{CC}
- Supports standard function pinout ٠
- Latch-up performance exceeds 250mA per JESD 17

2 Applications

- **Digital signage**
- Controlling an indicator LED
- Increase the number of outputs on a microcontroller

3 Description

The SN74LV3T99-Q1 device features configurable multiple functions with a 3-state output. The output is disabled when the output-enable (\overline{OE}) input is high. When \overline{OE} is low, 16 patterns of the 4-bit input determines the output state. The user can choose logic functions, such as MUX, AND, OR, NAND, NOR, XOR, XNOR, inverter, and buffer. All inputs can be connected to V_{CC} or GND.


To put the device in the high-impedance state during power up or power down, tie \overline{OE} to V_{CC} through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

The input is designed with a reduced threshold circuit to support up translation when the supply voltage is larger than the input voltage. Additionally, the 5V tolerant input pins enable down translation when the input voltage is larger than the supply voltage. The output level is always referenced to the supply voltage (V_{CC}) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS levels.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE (NOM) ⁽³⁾
SN74LV3T99-Q1	PW (TSSOP, 20)	6.5mm × 6.4mm	6.5mm × 4.4mm

- For more information, see Section 13. (1)
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Simplified Logic Diagram (Positive Logic)



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. ADVANCE INFORMATION for preproduction products; subject to change without notice.



Table of Contents

1 Features1
2 Applications1
3 Description1
4 Pin Configuration and Functions
5 Specifications
5.1 Absolute Maximum Ratings4
5.2 ESD Ratings 4
5.3 Recommended Operating Conditions4
5.4 Thermal Information5
5.5 Electrical Characteristics5
5.6 Switching Characteristics6
5.7 Typical Characteristics8
6 Parameter Measurement Information10
7 Detailed Description11
7.1 Overview
7.2 Functional Block Diagram11
8 Feature Description
8.1 Balanced CMOS 3-State Outputs
8.2 LVxT Enhanced Input Voltage11
8.3 Clamp Diode Structure12

9 Device Functional Modes	. 13
9.1 Logic Configurations	. 14
10 Application and Implementation	. 17
10.1 Application Information	. 17
10.2 Typical Application	. 17
10.3 Power Supply Recommendations	
10.4 Layout	. 20
11 Device and Documentation Support	.21
11.1 Documentation Support	
11.2 Receiving Notification of Documentation Updates.	
11.3 Support Resources	. 21
11.4 Trademarks	. 21
11.5 Electrostatic Discharge Caution	
11.6 Glossary	
12 Revision History	
13 Mechanical, Packaging, and Orderable	
Information	. 21
13.1 Tape and Reel Information	
13.2 Mechanical Data	. 24



4 Pin Configuration and Functions




Figure 4-1. PW Package, 20-Pin TSSOP (Top View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION			
NAME	NO.		DESCRIPTION			
OE1	1	I	Output enable input for Channel 1, active-low			
A1	2	I	Channel 1, Input A			
B1	3	I	Channel 1, Input B			
OE2	4	I	Output enable input for Channel 2, active-low			
A2	5	I	Channel 2, Input A			
B2	6	I	Channel 2, Input B			
Y2	7	0	Channel 2, Output Y			
D2	8	I	Channel 2, Input D			
C2	9	I	Channel 2, Input C			
GND	10	G	Ground			
C3	11	I	Channel 3, Input C			
D3	12	I	Channel 3, Input D			
Y3	13	0	Channel 3, Output Y			
B3	14	I	Channel 3, Input B			
A3	15	I	Channel 3, Input A			
OE3	16	I	Output enable input for Channel 3, active-low			
C1	17	I	Channel 1, Input C			
D1	18	I	Channel 1, Input D			
Y1	19	0	Channel 1, Output Y			
V _{CC}	20	Р	Positive supply			

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any outp	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾		7	V
Vo	Output voltage range ⁽²⁾	Output voltage range ⁽²⁾		V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < -0.5V		-20	mA
I _{OK}	Output clamp current	$V_{\rm O}$ < -0.5V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5V		±20	mA
I _O	Continuous output current	Continuous output current V _O = 0 to V _{CC}		±25	mA
	Continuous output current through	Continuous output current through V _{CC} or GND		±75	mA
T _{stg}	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
V	Licouosiano	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V(ESD)	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Specification	Description	Condition	MIN	MAX	UNIT	
V _{CC}	Supply voltage		1.65	5.5	V	
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V _{cc}	V	
		V _{CC} = 1.65V to 2V	1.1			
V		V _{CC} = 2.25V to 2.75V	1.28		V	
V _{IH}	High-level input voltage	V _{CC} = 3V to 3.6V	1.45		v	
		V _{CC} = 4.5V to 5.5V	2			
		V _{CC} = 1.65V to 2V		0.51		
V	Low-Level input voltage	V _{CC} = 2.25V to 2.75V		0.65	V	
V _{IL}		V _{CC} = 3V to 3.6V		0.75	v	
		V _{CC} = 4.5V to 5.5V		0.8		
		V _{CC} = 1.6V to 2V	±8			
I _O	Output current	V _{CC} = 2.25V to 2.75V		±15	mA	
		V _{CC} = 3.3V to 5.0V		±25		
Δt/Δv	Input transition rise or fall rate	V _{CC} = 1.6V to 5.0V		20	ns/V	
T _A	Operating free-air temperature		-40	125	°C	



5.4 Thermal Information

		PW (TSSOP)	UNIT
		20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	135.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	70.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	81.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	22.5	°C/W
Y _{JB}	Junction-to-board characterization parameter	80.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		N	T _A =	25°C	-40°C t		
	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	MIN	TYP MAX	UNIT
		1.65V to 2V	0.6	1.2	0.5	1.27	V
		2.25V to 2.75V	0.73	1.39	0.64	1.44	V
V _{T+}		3V to 3.6V	0.88	1.59	0.80	1.63	V
		4.5V to 5.5V	1.15	2.03	1.1	2.07	V
		1.65V to 2V	0.225	0.685	0.185	0.755	V
M		2.25V to 2.75V	0.295	0.775	0.265	0.805	V
V _{T-}		3V to 3.6V	0.385	0.875	0.345	0.895	V
		4.5V to 5.5V	0.535	1.075	0.495	1.085	V
		1.65V to 2V	0.35	0.68	0.28	0.8	V
A) (2.25V to 2.75V	0.4	0.77	0.33	0.87	V
ΔV_T		3V to 3.6V	0.44	0.88	0.38	0.91	V
		4.5V to 5.5V	0.53	1.2	0.51	1.4	V
	I _{OH} = -50μA	1.65V to 5.5V	V _{CC} -0.1		V _{CC} -0.1		
	I _{OH} = -2mA	1.65V to 2V	1.28	1.7 ⁽¹⁾	1.21		
	I _{OH} = -3mA	2.25V to 2.75V	2	2.4 ⁽¹⁾	1.93		1
V _{OH}	I _{OH} = -5.5mA	3V to 3.6V	2.6	3.08 (1)	2.49		V
	I _{OH} = -8mA	4.5V to 5.5V	4.1	4.65 (1)	3.95		
	Ι _{ΟL} = 50μΑ	1.65V to 5.5V		0.1		0.1	
	I _{OL} = 2mA	1.65V to 2V		0.1 ⁽¹⁾ 0.2		0.25	1
V _{OL}	I _{OL} = 3mA	2.25V to 2.75V		0.15 (1) 0.17		0.2	v
	I _{OL} = 5.5mA	3V to 3.6V		0.2 ⁽¹⁾ 0.23		0.25	
	I _{OL} = 8mA	4.5V to 5.5V		0.3 ⁽¹⁾ 0.3		0.35	
I _I	V _I = 0V or V _{CC}	0V to 5.5V		±0.1		±1	μA
I _{CC}	$V_I = 0V \text{ or } V_{CC}, I_O = 0; \text{ open on}$ loading	1.65V to 5.5V		2		20	μΑ
A1	One input at 0.3V or 3.4V, other inputs at 0 or V _{CC} , $I_0 = 0$	5.5V		1.35		1.5	mA
ΔI _{CC}	One input at 0.3V or 1.1V, other inputs at 0 or V_{CC} , $I_{O} = 0$	1.8V		10		20	μA

Copyright © 2024 Texas Instruments Incorporated

5.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v	-40°C to 125°C				
	TEST CONDITIONS	VCC €	V _{CC} MIN TYP MAX MIN				
I _{OZ}	$V_{O} = V_{CC}$ or GND and $V_{CC} = 5.5V$	5.5V	±0.25	±2.5	μA		
CI	V _I = V _{CC} or GND	5V	4 10	10	pF		
Co	V _O = V _{CC} or GND	5V	5		pF		
C _{PD}	No load, F = 1MHz	5V	20		pF		

(1) Typical value at nearest nominal voltage (1.8V, 2.5V, 3.3V, and 5V)

5.6 Switching Characteristics

Over operating free-air temperature range; typical values measured at $T_A = 25^{\circ}C$ (unless otherwise noted). See *Parameter Measurement Information*.

			LOAD		Τ ₄	= 25°C	-40°C to 125°C		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	V _{cc}	MIN	TYP MAX	MIN	TYP MAX	
t _{PLH}	•	Y	0 - 1505	1.8V	6.8	22.4	6.1	25.3	ns
t _{PHL}	A	Y	C _L = 15pF	1.8V	7	23.9	6.2	26.7	ns
t _{PLH}	P	v	0 - 15=5	1.8V	6.7	22.4	6	25.3	ns
t _{PHL}	B	Y	C _L = 15pF	1.8V	6.9	23.9	6.1	26.7	ns
t _{PLH}	0	V	0 - 15-5	1.8V	6.6	21.7	6	24.4	ns
t _{PHL}	C	Y	C _L = 15pF	1.8V	7.4	23.3	6.5	26	ns
t _{PLH}	D	Y	0 - 15-5	1.8V	6.2	20.2	5.6	22.7	ns
t _{PHL}		ř	C _L = 15pF	1.8V	6.5	21.8	5.8	24.2	ns
t _{PLH}		v	0 - 50-5	1.8V	8.8	26.8	7.7	30.1	ns
t _{PHL}	A	Y	C _L = 50pF	1.8V	8.7	27.7	7.8	31	ns
t _{PLH}	D	V	0 - 50-5	1.8V	8.7	26.7	7.7	30	ns
t _{PHL}	B	Y	C _L = 50pF	1.8V	8.6	27.7	7.7	31	ns
t _{PLH}	с ү		0 - 50-5	1.8V	8.6	26.1	7.7	29.3	ns
t _{PHL}		ř	C _L = 50pF	1.8V	9.1	27.2	8.1	30.3	ns
t _{PLH}	D	Y	C _L = 50pF	1.8V	8.2	24.6	7.3	27.5	ns
t _{PHL}	D			1.8V	8.2	25.6	7.4	28.5	ns
t _{PLH}	A	Y	0 - 15-5	2.5V	4.9	13.6	4.3	15.8	ns
t _{PHL}	A	ř	C _L = 15pF	2.5V	4.7	14.1	4.1	16.4	ns
t _{PLH}	P	v	C _L = 15pF	2.5V	4.8	13.6	4.2	15.8	ns
t _{PHL}	B	Y		2.5V	4.7	14.1	4.1	16.4	ns
t _{PLH}	с	Y	0 - 15-5	2.5V	4.8	13.2	4.2	15.4	ns
t _{PHL}		ř	C _L = 15pF	2.5V	4.9	13.8	4.3	16	ns
t _{PLH}	D	v	0 - 15-5	2.5V	4.5	12.4	4	14.4	ns
t _{PHL}	D	Y	C _L = 15pF	2.5V	4.4	13	3.9	15.1	ns
t _{PLH}		V	0 - 50-5	2.5V	6.2	16.4	5.5	19.1	ns
t _{PHL}	A	Y	C _L = 50pF	2.5V	6.1	16.7	5.4	19.4	ns
t _{PLH}	D	V	0 - 50-5	2.5V	6.2	16.4	5.5	19.1	ns
t _{PHL}	В	Y	C _L = 50pF	2.5V	6	16.7	5.3	19.5	ns
t _{PLH}	0	V	0 - 50-5	2.5V	6.2	16.1	5.5	18.6	ns
t _{PHL}	C	Y	C _L = 50pF	2.5V	6.3	16.4	5.6	19	ns
t _{PLH}	D	~	0 - 50-5	2.5V	5.9	15.3	5.2	17.7	ns
t _{PHL}	D	Y	C _L = 50pF	2.5V	5.8	15.5	5.2	18	ns

Copyright © 2024 Texas Instruments Incorporated



5.6 Switching Characteristics (continued)


Over operating free-air temperature range; typical values measured at $T_A = 25^{\circ}C$ (unless otherwise noted). See *Parameter Measurement Information*.

PARAMETER	FROM (INPUT)		LOAD	V V	Τ ₄	= 25°C	-40°C to 125°C		UNIT
		TO (OUTPUT)	CAPACITANCE	V _{cc}	MIN	TYP MAX	MIN	TYP MAX	UNIT
t _{PLH}	•	Y	0 - 15pF	3.3V	4.2	11.4	3.7	13.3	ns
t _{PHL}	A	Y	C _L = 15pF	3.3V	3.9	11.6	3.4	13.5	ns
t _{PLH}	- B	Y	0 - 15pF	3.3V	4.2	11.3	3.7	13.2	ns
t _{PHL}	D	Y	C _L = 15pF	3.3V	3.9	11.4	3.4	13.5	ns
t _{PLH}	с	Y	C _L = 15pF	3.3V	4.2	11.1	3.7	13	ns
t _{PHL}		T	C _L = 15pr	3.3V	4	11.2	3.5	13.2	ns
t _{PLH}	- D	Y	0 - 15pF	3.3V	4	10.5	3.5	12.2	ns
t _{PHL}		Y	C _L = 15pF	3.3V	3.6	10.6	3.2	12.4	ns
t _{PLH}	•	Y		3.3V	5.4	13.9	4.8	16.1	ns
t _{PHL}	A	Y	C _L = 50pF	3.3V	5.1	13.9	4.6	16.1	ns
t _{PLH}	P	V	0 - 50-5	3.3V	5.4	13.8	4.7	16.1	ns
t _{PHL}	BY	Y	C _L = 50pF	3.3V	5.1	13.8	4.6	16.1	ns
t _{PLH}	C Y	V		3.3V	5.4	13.5	4.8	15.7	ns
t _{PHL}		Ŷ	C _L = 50pF	3.3V	5.3	13.6	4.7	15.8	ns
t _{PLH}	D	Y	C _L = 50pF	3.3V	5.1	13	4.5	15	ns
t _{PHL}		T		3.3V	4.9	13	4.4	15.1	ns
t _{PLH}		V	0 - 45=5	5V	3.8	8.4	3.5	9.7	ns
t _{PHL}	A	Y	C _L = 15pF	5V	3.3	8.1	3	9.4	ns
t _{PLH}	B	Y	C _L = 15pF	5V	3.8	8.4	3.5	9.7	ns
t _{PHL}	D	Y		5V	3.3	8.1	3	9.4	ns
t _{PLH}	0	V	0 - 45=5	5V	3.8	8.3	3.5	9.6	ns
t _{PHL}	C	Y	C _L = 15pF	5V	3.4	7.9	3.1	9.2	ns
t _{PLH}	- D	V	0 - 15pF	5V	3.6	8	3.3	9.1	ns
t _{PHL}	U	Y	C _L = 15pF	5V	3.2	7.5	2.8	8.7	ns
t _{PLH}		Y	0 - 50-5	5V	4.7	10.2	4.3	11.7	ns
t _{PHL}	A	Y	C _L = 50pF	5V	4.4	9.8	3.9	11.4	ns
t _{PLH}	5	~	0 50 5	5V	4.7	10.1	4.3	11.7	ns
t _{PHL}	В	Y	C _L = 50pF	5V	4.3	9.8	3.9	11.4	ns
t _{PLH}	0	V	0 - 50-5	5V	4.8	10	4.2	11.6	ns
t _{PHL}	C	Y	C _L = 50pF	5V	4.4	9.7	4	11.2	ns
t _{PLH}	_	~	0 - 50-5	5V	4.6	9.6	4.1	11.1	ns
t _{PHL}	D	Y	C _L = 50pF	5V	4.2	9.3	3.8	10.8	ns



5.7 Typical Characteristics


 $T_A = 25^{\circ}C$ (unless otherwise noted)





5.7 Typical Characteristics (continued)

 $T_A = 25^{\circ}C$ (unless otherwise noted)



Vcc

0 V

V_{OH}

VOL


t₄(1

6 Parameter Measurement Information


Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics: PRR \leq 1MHz, Z₀ = 50 Ω , t_t < 2.5ns.

TEST	S1	S2	RL	CL	ΔV	V _{cc}		
t _{PLH} , t _{PHL}	OPEN	OPEN	_	15pF, 50pF	—	ALL		
t _{PLZ} , t _{PZL}	CLOSED	OPEN	1kΩ	15pF, 50pF	0.15V	≤ 2.5V		
t _{PHZ} , t _{PZH}	OPEN	CLOSED	1kΩ	15pF, 50pF	0.15V	≤ 2.5V		
t _{PLZ} , t _{PZL}	CLOSED	OPEN	1kΩ	15pF, 50pF	0.3V	> 2.5V		
t _{PHZ} , t _{PZH}	OPEN	CLOSED	1kΩ	15pF, 50pF	0.3V	> 2.5V		

The outputs are measured individually with one input transition per measurement.



(1) C_L includes probe and test-fixture capacitance. Figure 6-1. Load Circuit for 3-State Outputs



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd}. Figure 6-2. Voltage Waveforms Propagation Delays

t.⁽¹⁾

Figure 6-4. Voltage Waveforms, Input and Output

Transition Times

90%

10%

t,(

90%

90%


90%

(1) The greater between t_{r} and t_{f} is the same as t_{t}

10%


Input

Output



(3) The greater between t_{PZL} and t_{PZH} is the same as t_{en} . (4) The greater between t_{PLZ} and t_{PHZ} is the same as t_{dis} .





Noise values measured with all other outputs simultaneously switching.

Figure 6-5. Voltage Waveforms, Noise




7 Detailed Description

7.1 Overview

The SN74LV3T99-Q1 device features configurable multiple functions with a 3-state output. The output is disabled when the output-enable (\overline{OE}) input is high. When \overline{OE} is low, 16 patterns of the 4-bit input determines the output state. The user can choose logic functions, such as MUX, AND, OR, NAND, NOR, XOR, XNOR, inverter, and buffer. All inputs can be connected to V_{CC} or GND.

7.2 Functional Block Diagram



8 Feature Description

8.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance state, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a $10k\Omega$ resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

8.2 LVxT Enhanced Input Voltage

The SN74LV3T99-Q1 belongs to TI's LVxT family of logic devices with integrated voltage level translation. This family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs tolerant of signals with up to 5.5V levels to support down-translation. For proper functionality, input signals must remain at or above the specified $V_{IH(MIN)}$ level for a HIGH input state, and at or below the specified $V_{IL(MAX)}$ for a LOW input state. Figure 8-1 shows the typical V_{IH} and V_{IL} levels for the LVxT family of devices, as well as the voltage levels for standard CMOS devices for comparison.

The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ($R = V \div I$).



Input signals must transition between valid logic states quickly, as defined by the input transition rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave inputs floating at any time during operation. Unused inputs must be terminated at a valid high or low voltage level. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a $10k\Omega$ resistor is recommended and will typically meet all requirements.




Figure 8-1. LVxT Input Voltage Levels

8.3 Clamp Diode Structure

As Figure 8-2 shows, the outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.






Figure 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

9 Device Functional Modes

Table 9-1 lists the functional modes of the SN74LV3T99-Q1.


	OUTPUT				
ŌE	D	С	В	А	Y
L	L	L	L	L	L
L	L	L	L	Н	Н
L	L	L	Н	L	L
L	L	L	Н	Н	Н
L	L	Н	L	L	L
L	L	Н	L	Н	L
L	L	Н	Н	L	Н
L	L	Н	Н	Н	Н
L	Н	L	L	L	Н
L	Н	L	L	Н	L
L	Н	L	Н	L	Н
L	Н	L	Н	Н	L
L	Н	Н	L	L	Н
L	Н	Н	L	Н	Н
L	Н	Н	Н	L	L
L	Н	Н	Н	Н	L
Н	Х	Х	Х	Х	Z


Table 9-1. Function Table


(1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care




9.1 Logic Configurations

















ADVANCE INFORMATION











10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The SN74LV3T99-Q1 device offers flexible configuration for many design applications. This example describes basic power sequencing using the AND gate configuration. Power sequencing is often used in applications that require a processor or other delicate device with specific voltage timing requirements to protect the device from malfunctioning.

10.2 Typical Application




Figure 10-1. Typical Application Schematic

10.2.1 Design Requirements

10.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV3T99-Q1 plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics* and any transient current required for switching. The logic device can only source as much current as is provided by the positive supply source. Ensure the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings* is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV3T99-Q1 plus the maximum supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current as can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SN74LV3T99-Q1 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74LV3T99-Q1 can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the high state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.



CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

10.2.1.2 Input Considerations

Input signals must cross $V_{t-(min)}$ to be considered a logic LOW, and $V_{t+(max)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74LV3T99-Q1, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k Ω resistor value is often used due to these factors.

The SN74LV3T99-Q1 has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the $\Delta V_{T(min)}$ in the *Electrical Characteristics*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than V_{CC} or ground is plotted in the *Typical Characteristics*.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.



10.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to Feature Description section for additional information regarding the outputs for this device.

10.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will
 optimize performance. This can be accomplished by providing short, appropriately sized traces from the
 SN74LV3T99-Q1 to one or more of the receiving devices.
- Ensure the resistive load at the output is larger than (V_{CC} / I_{O(max)})Ω. Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in MΩ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

10.2.3 Application Curves




Figure 10-2. Typical Application Timing Diagram



10.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. As shown in the following layout example, install the bypass capacitor as close to the power terminal as possible for best results.

10.4 Layout

10.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

10.4.2 Layout Example




Figure 10-3. Example Layout for the SN74LV3T99-Q1 in TSSOP



11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Designing With Logic application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

12 Revision History


DATE	REVISION	NOTES
March 2024	*	Initial Release

13 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



13.1 Tape and Reel Information







Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
P1I3T99QPWRQ1	TSSOP	PW	20	2000	367.0	367.0	38.0	



13.2 Mechanical Data


PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




PW0020A



EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PSN74LV3T99QPWRQ1	ACTIVE	TSSOP	PW	20	2000	TBD	Call TI	Call TI	-40 to 125		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated