

# OPAx197-Q1 36-V, Precision, Rail-to-Rail Input/Output, Low-Offset Voltage, Low-Input Bias Current e-trim<sup>™</sup> Operational Amplifiers

# 1 Features

- AEC-Q100 qualified for automotive applications:
   Temperature grade 1: -40°C to +125°C, T<sub>A</sub>
- Low offset voltage: ±250 µV (maximum)
- Low offset voltage drift: ±0.2 µV/°C
- Low noise: 5.5 nV/√Hz at 1 kHz
- High common-mode rejection: 140 dB
- Low bias current: ±5 pA
- Rail-to-rail input and output
- Wide bandwidth: 10 MHz GBW
- High slew rate: 20 V/µs
- Low quiescent current: 1 mA per amplifier
- Wide supply: ±2.25 V to ±18 V, 4.5 V to 36 V
- EMI/RFI filtered inputs
- Differential input-voltage range to supply rail
- High capacitive load drive capability: 1 nF
- Industry-standard packages:
  - Single and dual channel in very-small, 8-pin VSSOP
  - Quad channel in 14-pin TSSOP

# **2** Applications

- Inverter and motor control
- DC/DC converter
- On-board (OBC) and wireless charger
- Battery management system (BMS)

# **3 Description**

The OPAx197-Q1 family (OPA197-Q1, OPA2197-Q1, and OPA4197-Q1) is part of a new generation of 36-V, e-trim<sup>™</sup> operational amplifiers. The OPAx197-Q1 family of e-trim operational amplifiers uses a proprietary method of package-level trim for offset and offset temperature drift implemented during the final steps of manufacturing after the plastic molding process. This method minimizes the influence of inherent input transistor mismatch, as well as errors induced during package molding.


These devices offer outstanding dc precision and ac performance, including rail-to-rail input/output, low offset (±5  $\mu$ V, typical), low offset drift (±0.2  $\mu$ V/°C, typical), and a 10-MHz bandwidth.

Unique features such as differential input-voltage range to the supply rail, high output current ( $\pm$ 65 mA), high capacitive load drive of up to 1 nF, and high slew rate (20 V/µs) make the OPAx197-Q1 robust, high-performance op amps for high-voltage industrial applications.

#### Device Information

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)				
OPA197-Q1	VSSOP (8)	3.00 mm × 3.00 mm				
OPA2197-Q1	V330F (0)	5.00 mm × 5.00 mm				
OPA4197-Q1	TSSOP (14)	5.00 mm × 4.40 mm				

(1) For all available packages, see the package option addendum at the end of the data sheet.



The OPAx197-Q1 Maintains Ultra-Low Input Offset Voltage Over Temperature



# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	2
5 Pin Configuration and Functions	
6 Specifications	6
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	
6.4 Thermal Information: OPA197-Q1	
6.5 Thermal Information: OPA2197-Q1	7
6.6 Thermal Information: OPA4197-Q1	7
6.7 Electrical Characteristics: $V_S = \pm 4 \text{ V}$ to $\pm 18 \text{ V}$	
(V <sub>S</sub> = 8 V to 36 V)	8
6.8 Electrical Characteristics: $V_S = \pm 2.25$ V to $\pm 4$ V	
(V <sub>S</sub> = 4.5 V to 8 V)1	0
6.9 Typical Characteristics1	
7 Detailed Description	
7.1 Overview	
7.2 Functional Block Diagram2	1


7.3 Feature Description	.22
7.4 Device Functional Modes	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Applications	. 29
9 Power Supply Recommendations	
10 Layout	
10.1 Layout Guidelines	. 33
10.2 Layout Examples	
11 Device and Documentation Support	.35
11.1 Device Support	
11.2 Documentation Support	35
11.3 Receiving Notification of Documentation Updates.	
11.4 Support Resources	
11.5 Trademarks	
11.6 Electrostatic Discharge Caution	
11.7 Glossary	
12 Mechanical, Packaging, and Orderable	
Information	. 36

# **4 Revision History**

Cł	nanges from Revision * (March 2018) to Revision A (January 2021)	Page
•	Added OPA4197-Q1 and associated content	1



# **5** Pin Configuration and Functions




#### Figure 5-1. OPA197-Q1 DGK Package, 8-Pin VSSOP, Top View

#### Pin Functions: OPA197-Q1

PIN		I/O	DESCRIPTION	
NAME	NO.		DESCRIPTION	
+IN	3	I	Noninverting input	
-IN	2	I	Inverting input	
NC	1, 5, 8		No internal connection (can be left floating)	
OUT	6	0	Output	
V+	7		Positive (highest) power supply	
V–	4	_	Negative (lowest) power supply	





# Figure 5-2. OPA2197-Q1 DGK Package, 8-Pin VSSOP, Top View

#### Pin Functions: OPA2197-Q1

PIN		I/O	DESCRIPTION	
NAME	DGK (VSSOP)	1/0	DESCRIPTION	
+IN A	3	I	Noninverting input, channel A	
+IN B	5	I	Noninverting input, channel B	
–IN A	2	I	Inverting input, channel A	
–IN B	6	I	Inverting input, channel B	
OUT A	1	0	Output, channel A	
OUT B	7	0	Output, channel B	
V+	8	—	Positive (highest) power supply	
V–	4		Negative (lowest) power supply	




Figure 5-3. OPA4197-Q1 PW Package, 14-Pin TSSOP, Top View

PIN		PIN I/O DESCRIPTION	
NAME	NO.		DESCRIPTION
+IN A	3	I	Noninverting input, channel A
+IN B	5	I	Noninverting input, channel B
+IN C	10	I	Noninverting input, channel C
+IN D	12	I	Noninverting input, channel D
–IN A	2	I	Inverting input, channel A
–IN B	6	I	Inverting input, channel B
–IN C	9	I	Inverting input, channel C
–IN D	13	I	Inverting input, channel D
OUT A	1	0	Output, channel A
OUT B	7	0	Output, channel B
OUT C	8	0	Output, channel C
OUT D	14	0	Output, channel D
V+	4	_	Positive (highest) power supply
V-	11	_	Negative (lowest) power supply

#### Pin Functions: OPA4197-Q1



# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT	
V	Supply voltage	Single supply, $V_S = (V+)$		40 V		
Vs	Supply voltage	Dual supply, $V_S = (V+) - (V-)$		±20	) V	
		Common-mode	(V–) – 0.5 (V+	-) + 0.5		
	Signal input voltage	Differential	(V+) -	· (V–) + 0.2	V	
	Signal input current			±10	mA	
	Output short circuit <sup>(2)</sup>		Continuous			
	Latch-up per JESD78D		Class IIA			
T <sub>A</sub>	Operating temperature		-55	150	°C	
TJ	Junction temperature			150	°C	
T <sub>stg</sub>	Storage temperature		-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Short-circuit to ground, one amplifier per package.

# 6.2 ESD Ratings

			VALUE	UNIT
OPA197	'-Q1, OPA2197-Q1			
V <sub>(ESD)</sub>	HB	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD classification level 3A	±4000	V
	Electrostatic discharge	Charge device model (CDM), per AEC Q100-011 CDM ESD classification level C4A	±500	
OPA419	17-Q1			
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD classification level 2	±2000	- V
		Charge device model (CDM), per AEC Q100-011 CDM ESD classification level C5	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
Vs	Supply voltage	Single supply, V <sub>S</sub> = (V+)	4.5	36	V
	Supply voltage	Dual supply, $V_S = (V+) - (V-)$	±2.25	±18	
T <sub>A</sub>	Operating temperature		-40	125	°C



# 6.4 Thermal Information: OPA197-Q1

		OPA197-Q1	
	THERMAL METRIC <sup>(1)</sup>	DGK (VSSOP)	UNIT
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	180.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	67.9	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	102.1	°C/W
ΨJT	Junction-to-top characterization parameter	10.4	°C/W
Ψјв	Junction-to-board characterization parameter	100.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case(bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Thermal Information: OPA2197-Q1

		OPA2197-Q1	
	THERMAL METRIC <sup>(1)</sup>	DGK (VSSOP)	UNIT
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	158	°C/W
R <sub>θJC(top)</sub>	Junction-to-case(top) thermal resistance	48.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	78.7	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	3.9	°C/W
Ψјв	Junction-to-board characterization parameter	77.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case(bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.6 Thermal Information: OPA4197-Q1

		OPA4197-Q1	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	108.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case(top) thermal resistance	26.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	54.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.4	°C/W
Ψјв	Junction-to-board characterization parameter	53.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case(bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# 6.7 Electrical Characteristics: $V_S = \pm 4 V$ to $\pm 18 V$ ( $V_S = 8 V$ to 36 V)

at T<sub>A</sub> = +25°C, V<sub>CM</sub> = V<sub>OUT</sub> = V<sub>S</sub> / 2, and R<sub>L</sub> = 10 k $\Omega$  connected to V<sub>S</sub> / 2 (unless otherwise noted)

	PARAMETER	TEST CONDI	MIN	UNIT				
OFFSET	VOLTAGE							
					±25	±250		
		$T_A = 0^{\circ}C$ to $85^{\circ}C$			±30	±350		
	In much offer a transfer me	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			±50	±400		
V <sub>OS</sub>	Input offset voltage				±10	±250	μV	
		V <sub>CM</sub> = (V+) – 1.5 V	$T_A = 0^{\circ}C$ to $85^{\circ}C$		±25	±350		
			$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		±50	±500		
	Input offset voltage	$T_A = 0^{\circ}C$ to $85^{\circ}C$			±0.5	±2.5		
dV <sub>OS</sub> /dT	drift	T <sub>A</sub> = -40°C to +125°C			±0.8	±4.5	µV/°C	
PSRR	Power-supply rejection ratio	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			±0.3	±1.0	μV/V	
INPUT B	IAS CURRENT							
1	Input biog ourrent				±5	±20	pА	
IB	Input bias current	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$				±5	nA	
	Input offect ourrent				±2	±20	pА	
I <sub>OS</sub>	Input offset current	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$				±2	nA	
NOISE								
F		$(V-) - 0.1 V < V_{CM} < (V+) - 3 V$	f = 0.1 Hz to 10 Hz		1.3			
En	Input voltage noise	(V+) – 1.5 V < V <sub>CM</sub> < (V+) + 0.1 V	f = 0.1 Hz to 10 Hz		4		μV <sub>PP</sub>	
		$(V-) - 0.1 V < V_{CM} < (V+) - 3 V$			10.5			
•	Input voltage noise	$(v-) = 0.1 v < v_{CM} < (v+) = 3 v$	f = 1 kHz		5.5		nV/√ <del>Hz</del>	
e <sub>n</sub>	density	(V+) – 1.5 V < V <sub>CM</sub> < (V+) + 0.1 V	f = 100 Hz		32			
		$(V_{+}) = 1.3 V < V_{CM} < (V_{+}) + 0.1 V$	f = 1 kHz		12.5			
i <sub>n</sub>	Input current noise density	f = 1 kHz	•		1.5		fA/√Hz	
INPUT V	OLTAGE							
V <sub>CM</sub>	Common-mode voltage			(V–) – 0.1		(V+) + 0.1	V	
		$(V-) - 0.1 V < V_{CM} < (V+) - 3 V$		120	140			
CMDD	Common-mode	$(V-) < V_{CM} < (V+) - 3 V, T_A = -40$	°C to +125°C	114	126			
CMRR rejection ra	rejection ratio			100	120		dB	
		$(V+) - 1.5 V < V_{CM} < (V+)$	$T_A = -40^{\circ}C$ to +125°C	86	100			
INPUT IN	IPEDANCE			1				
Z <sub>ID</sub>	Differential			1	00    1.6		MΩ    pF	
Z <sub>IC</sub>	Common-mode				1    6.4		10 <sup>13</sup> Ω    pF	



# 6.7 Electrical Characteristics: $V_S = \pm 4 V$ to $\pm 18 V$ ( $V_S = 8 V$ to 36 V) (continued)

at  $T_A = +25^{\circ}$ C,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_I = 10 \text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

	PARAMETER	TEST CONDI	MIN	TYP	MAX	UNI		
OPEN-L	OOP GAIN		I					
		$(V-) + 0.6 V < V_0 < (V+) - 0.6 V,$		120	134			
^	Open-loop voltage	$R_L = 2 k\Omega$	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	114	126		٩D	
A <sub>OL</sub>	gain	$(V-) + 0.3 V < V_0 < (V+) - 0.3 V,$		126	140		dB	
		R <sub>L</sub> = 10 kΩ	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	120	134			
FREQUE	NCY RESPONSE							
GBW	Unity gain bandwidth				10		MHz	
SR	Slew rate	G = 1, 10-V step			20		V/µs	
		To 0.01%	G = 1, 10-V step		1.4			
+	Settling time	10 0.01%	G = 1, 5-V step	0.9			μs	
t <sub>s</sub>		To 0.001%	G = 1, 10-V step	2.1				
			G = 1, 5-V step	1.8				
t <sub>OR</sub>	Overload recovery time	$V_{IN} \times G = V_S$		200			ns	
THD+N	Total harmonic distortion + noise	G = 1, f = 1 kHz, V <sub>O</sub> = 3.5 V <sub>RMS</sub>	0.	00008%				
	Orecetally	OPA4197-Q1 at dc			150		dB	
	Crosstalk	OPA4197-Q1, f = 100 kHz			130		dB	
OUTPUT	ſ							
			No load		5	15		
		Positive rail	R <sub>L</sub> = 10 kΩ		95	110 500 mV		
Vo	Voltage output swing		R <sub>L</sub> = 2 kΩ		430			
v0	from rail		No load		5	15	IIIV	
		Negative rail	R <sub>L</sub> = 10 kΩ		95	110		
			$R_L = 2 k\Omega$		430	500		
I <sub>SC</sub>	Short-circuit current				±65		mA	
C <sub>LOAD</sub>	Capacitive load drive			See	Section 6.9			
Z <sub>O</sub>	Open-loop output impedance	f = 1 MHz, I <sub>O</sub> = 0 A; see Figure 6-	29		375		Ω	
POWER	SUPPLY							
1	Quiescent current per	I <sub>O</sub> = 0 A			1	1.2	mA	
lQ	amplifier	10 - U A	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	1.5				
TEMPER	RATURE							
	Thermal protection				140		°C	



# 6.8 Electrical Characteristics: $V_S = \pm 2.25$ V to $\pm 4$ V ( $V_S = 4.5$ V to 8 V)

at  $T_A$  = +25°C,  $V_{CM}$  =  $V_{OUT}$  =  $V_S$  / 2, and  $R_L$  = 10 k $\Omega$  connected to  $V_S$  / 2 (unless otherwise noted)

	PARAMETER	TEST COND	MIN	UNIT						
OFFSET	VOLTAGE	-								
					±5	±250				
		$V_{CM} = (V+) - 3 V$	$T_A = 0^{\circ}C$ to $85^{\circ}C$		±8	±350				
			$T_A = -40^{\circ}C$ to +125°C	±10 ±400						
Vos	Input offset voltage	$(V+) - 3.5 V < V_{CM} < (V+) - 1.5 V_{CM}$	/	See S	ection 7.3.6	;	μV			
					±10	±250				
		V <sub>CM</sub> = (V+) – 1.5 V	$T_A = 0^{\circ}C$ to $85^{\circ}C$		±25	±350				
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		±50	±500				
dV <sub>OS</sub> /dT	Input offset voltage drift	V <sub>CM</sub> = (V+) – 3 V	T = 40°0 to 1425°0		±0.5	±2.5				
dV <sub>OS</sub> /dT	Input offset voltage drift	V <sub>CM</sub> = (V+) – 1.5 V	$-T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		±0.8	±4.5	μV/°C			
PSRR	Power-supply rejection ratio	$T_A = -40^{\circ}C$ to +125°C			±2		μV/V			
INPUT B	IAS CURRENT									
	Input biog ourrent				±5	±20	pА			
I <sub>B</sub>	Input bias current	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$				±5	nA			
1	Input offset current				±2	±20	pА			
l <sub>OS</sub>	Input onset current	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$				±2	nA			
NOISE										
En	Input voltage noise	$(V-) - 0.1 V < V_{CM} < (V+) - 3 V, 1$	f = 0.1 Hz to 10 Hz			μV <sub>PP</sub>				
∟n	Input voltage noise	$(V+) - 1.5 V < V_{CM} < (V+) + 0.1 V_{CM}$	/, f = 0.1 Hz to 10 Hz		4		μνρρ			
		$(V-) - 0.1 V < V_{CM} < (V+) - 3 V$	f = 100 Hz		10.5		-			
e <sub>n</sub>	Input voltage noise		f = 1 kHz	5.5			nV/√Hz			
-	density	(V+) – 1.5 V < V <sub>CM</sub> < (V+) + 0.1 \	f = 100 Hz	32						
			f = 1 kHz							
i <sub>n</sub>	Input current noise density	f = 1 kHz			1.5		fA/√Hz			
INPUT V	OLTAGE									
V <sub>CM</sub>	Common-mode voltage range			(V–) – 0.1	(\	′+) + 0.1	V			
		(1/2) = 0.1 (1/2) (1/2) - 2 (1/2)		94	110					
		$(V-) - 0.1 V < V_{CM} < (V+) - 3 V$	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	90	104		dB			
CMRR	Common-mode rejection ratio	(V+) – 1.5 V < V <sub>CM</sub> < (V+)		100	100 120					
		(V·) 1.0 V · VCM · (V·)	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	84	100					
		$(V+) - 3 V < V_{CM} < (V+) - 1.5 V$		See	Section 6.9					
INPUT IN	MPEDANCE			1						
Z <sub>ID</sub>	Differential			1	00    1.6		MΩ    pF			
Z <sub>IC</sub>	Common-mode				1    6.4		10 <sup>13</sup> Ω    pF			



# 6.8 Electrical Characteristics: $V_S = \pm 2.25$ V to $\pm 4$ V ( $V_S = 4.5$ V to 8 V) (continued)

at  $T_A = +25^{\circ}$ C,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_I = 10 \text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

	PARAMETER	TEST CONDI	MIN	TYP	MAX	UNIT	
OPEN-L	LOOP GAIN		I			<b>I</b>	
		$(V-) + 0.6 V < V_0 < (V+) - 0.6 V,$		110	120		
٨	Open-loop voltage	$R_L = 2 k\Omega$	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	100	114		dB
A <sub>OL</sub>	gain	$(V-) + 0.3 V < V_0 < (V+) - 0.3 V,$		110	126		
		R <sub>L</sub> = 10 kΩ	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	110	120		dB
FREQU	ENCY RESPONSE						
GBW	Unity gain bandwidth				10		MHz
SR	Slew rate	G = 1, 5-V step			V/µs		
t <sub>s</sub>	Settling time	To 0.01%, V <sub>S</sub> = ±3 V, G = 1, 5-V s	tep		1		μs
t <sub>OR</sub>	Overload recovery time	V <sub>IN</sub> × G = V <sub>S</sub>			200		ns
	Creastally	OPA4197-Q1 at dc			150		dB
	Crosstalk	OPA4197-Q1, f = 100 kHz			130		dB
OUTPU	Т		I			I	
			No load		5	15	
		Positive rail	R <sub>L</sub> = 10 kΩ		95	110	
V	Voltage output swing		R <sub>L</sub> = 2 kΩ		430	500	m)/
Vo	from rail		No load		5	15	mV
		Negative rail	R <sub>L</sub> = 10 kΩ		95	110	
			R <sub>L</sub> = 2 kΩ		430	500	
I <sub>SC</sub>	Short-circuit current				±65		mA
C <sub>LOAD</sub>	Capacitive load drive			See	Section 6.9		
Z <sub>O</sub>	Open-loop output impedance	f = 1 MHz, I <sub>O</sub> = 0 A; see Figure 6-	29		375		Ω
POWEF	R SUPPLY						
	Quiescent current per	I <sub>O</sub> = 0 A			1	1.2	mA
l <sub>Q</sub>	amplifier	10 - U A	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		ШA		
TEMPE	RATURE	·				I	
	Thermal protection				140		°C




### 6.9 Typical Characteristics

at  $T_A = 25^{\circ}$ C,  $V_S = \pm 18$  V,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10$  k $\Omega$  connected to  $V_S / 2$ , and  $C_L = 100$  pF, (unless otherwise noted)


Table 6-1. Table of Graphs

et Voltage Production Distribution         et Voltage Drift Distribution         et Voltage vs Temperature         et Voltage vs Common-Mode Voltage         et Voltage vs Power Supply         n-Loop Gain and Phase vs Frequency         ed-Loop Gain and Phase vs Frequency         ed-Loop Gain and Phase vs Frequency         t Bias Current vs Common-Mode Voltage         tt Bias Current vs Common-Mode Voltage         tt Bias Current vs Temperature         but Voltage Swing vs Output Current (maximum supply)         RR and PSRR vs Frequency         RR vs Temperature         R vs Temperature         Rz to 10-Hz Noise         t Voltage Noise Spectral Density vs Frequency         +N Ratio vs Frequency         +N vs Output Amplitude         escent Current vs Temperature         n Loop Gain vs Temperature         n Loop Gain vs Temperature         n Loop Output Impedance vs Frequency         Il Signal Overshoot vs Capacitive Load (100-mV Output Step)         Phase Reversal	Figure 6-1 to Figure 6-6Figure 6-7 to Figure 6-8Figure 6-9Figure 6-10 to Figure 6-12Figure 6-13Figure 6-14Figure 6-15Figure 6-16Figure 6-16Figure 6-17Figure 6-18Figure 6-19Figure 6-20Figure 6-21Figure 6-22Figure 6-23
et Voltage vs Temperature	Figure 6-9Figure 6-10 to Figure 6-12Figure 6-13Figure 6-14Figure 6-15Figure 6-16Figure 6-16Figure 6-17Figure 6-18Figure 6-19Figure 6-20Figure 6-21Figure 6-22
et Voltage vs Common-Mode Voltage         et Voltage vs Power Supply         n-Loop Gain and Phase vs Frequency         ed-Loop Gain and Phase vs Frequency         t Bias Current vs Common-Mode Voltage         t Bias Current vs Temperature         but Voltage Swing vs Output Current (maximum supply)         RR and PSRR vs Frequency         RR vs Temperature         dz to 10-Hz Noise         t Voltage Noise Spectral Density vs Frequency         +N Ratio vs Frequency         +N Ratio vs Frequency         +N vs Output Amplitude         escent Current vs Temperature         n Loop Gain vs Temperature         n Loop Gain vs Temperature         n Loop Output Impedance vs Frequency         Il Signal Overshoot vs Capacitive Load (100-mV Output Step)         Phase Reversal	Figure 6-10 to Figure 6-12Figure 6-13Figure 6-14Figure 6-15Figure 6-16Figure 6-16Figure 6-17Figure 6-18Figure 6-19Figure 6-20Figure 6-21Figure 6-22
et Voltage vs Power Supply         n-Loop Gain and Phase vs Frequency         ed-Loop Gain and Phase vs Frequency         t Bias Current vs Common-Mode Voltage         t Bias Current vs Temperature         put Voltage Swing vs Output Current (maximum supply)         RR and PSRR vs Frequency         RR vs Temperature         Hz to 10-Hz Noise         t Voltage Noise Spectral Density vs Frequency         +N Ratio vs Frequency         +N vs Output Amplitude         escent Current vs Temperature         n Loop Gain vs Temperature         n Loop Gain vs Temperature         n Loop Gain vs Capacitive Load (100-mV Output Step)         Phase Reversal	Figure 6-13Figure 6-14Figure 6-15Figure 6-16Figure 6-17Figure 6-18Figure 6-19Figure 6-20Figure 6-21Figure 6-22
n-Loop Gain and Phase vs Frequency ed-Loop Gain and Phase vs Frequency t Bias Current vs Common-Mode Voltage t Bias Current vs Temperature out Voltage Swing vs Output Current (maximum supply) RR and PSRR vs Frequency RR vs Temperature R vs Temperature Hz to 10-Hz Noise t Voltage Noise Spectral Density vs Frequency +N Ratio vs Frequency +N vs Output Amplitude escent Current vs Supply Voltage escent Current vs Temperature in Loop Gain vs Temperature in Loop Output Impedance vs Frequency Il Signal Overshoot vs Capacitive Load (100-mV Output Step) Phase Reversal	Figure 6-14         Figure 6-15         Figure 6-16         Figure 6-17         Figure 6-18         Figure 6-19         Figure 6-20         Figure 6-21         Figure 6-22
ed-Loop Gain and Phase vs Frequency         t Bias Current vs Common-Mode Voltage         tt Bias Current vs Temperature         put Voltage Swing vs Output Current (maximum supply)         RR and PSRR vs Frequency         RR vs Temperature         Hz to 10-Hz Noise         tt Voltage Noise Spectral Density vs Frequency         +N Ratio vs Frequency         +N Ratio vs Frequency         +N vs Output Amplitude         escent Current vs Temperature         n Loop Gain vs Temperature         n Loop Output Impedance vs Frequency         Il Signal Overshoot vs Capacitive Load (100-mV Output Step)	Figure 6-15Figure 6-16Figure 6-17Figure 6-18Figure 6-19Figure 6-20Figure 6-21Figure 6-22
t Bias Current vs Common-Mode Voltage t Bias Current vs Temperature but Voltage Swing vs Output Current (maximum supply) RR and PSRR vs Frequency RR vs Temperature R vs Temperature Hz to 10-Hz Noise t Voltage Noise Spectral Density vs Frequency +N Ratio vs Frequency +N vs Output Amplitude escent Current vs Supply Voltage escent Current vs Temperature In Loop Gain vs Temperature In Loop Output Impedance vs Frequency Il Signal Overshoot vs Capacitive Load (100-mV Output Step) Phase Reversal	Figure 6-16Figure 6-17Figure 6-18Figure 6-19Figure 6-20Figure 6-21Figure 6-21Figure 6-22
t Bias Current vs Temperature but Voltage Swing vs Output Current (maximum supply) RR and PSRR vs Frequency RR vs Temperature R vs Temperature Hz to 10-Hz Noise t Voltage Noise Spectral Density vs Frequency +N Ratio vs Frequency +N vs Output Amplitude rescent Current vs Supply Voltage rescent Current vs Temperature In Loop Gain vs Temperature In Loop Output Impedance vs Frequency Il Signal Overshoot vs Capacitive Load (100-mV Output Step) Phase Reversal	Figure 6-17 Figure 6-18 Figure 6-19 Figure 6-20 Figure 6-21 Figure 6-22
Dut Voltage Swing vs Output Current (maximum supply)         RR and PSRR vs Frequency         R vs Temperature         R vs Temperature         Hz to 10-Hz Noise         t Voltage Noise Spectral Density vs Frequency         +N Ratio vs Frequency         +N Ratio vs Frequency         +N vs Output Amplitude         escent Current vs Supply Voltage         escent Current vs Temperature         n Loop Gain vs Temperature         n Loop Output Impedance vs Frequency         Il Signal Overshoot vs Capacitive Load (100-mV Output Step)         Phase Reversal	Figure 6-18 Figure 6-19 Figure 6-20 Figure 6-21 Figure 6-22
RR and PSRR vs Frequency       R         RR vs Temperature       R         R vs Temperature       R         Hz to 10-Hz Noise       R         t Voltage Noise Spectral Density vs Frequency       R         +N Ratio vs Frequency       R         +N vs Output Amplitude       R         Rescent Current vs Supply Voltage       R         Rescent Current vs Temperature       R         In Loop Gain vs Temperature       R         In Loop Output Impedance vs Frequency       R         Il Signal Overshoot vs Capacitive Load (100-mV Output Step)       R	Figure 6-19 Figure 6-20 Figure 6-21 Figure 6-22
R vs Temperature       Image: Constraint of the second state of th	Figure 6-20 Figure 6-21 Figure 6-22
R vs Temperature       Image: Second Se	Figure 6-21 Figure 6-22
Hz to 10-Hz Noise       Image: Constraint of the second seco	Figure 6-22
t Voltage Noise Spectral Density vs Frequency +N Ratio vs Frequency +N vs Output Amplitude escent Current vs Supply Voltage escent Current vs Temperature In Loop Gain vs Temperature In Loop Output Impedance vs Frequency Il Signal Overshoot vs Capacitive Load (100-mV Output Step) Phase Reversal	
+N Ratio vs Frequency         +N vs Output Amplitude         escent Current vs Supply Voltage         escent Current vs Temperature         n Loop Gain vs Temperature         n Loop Output Impedance vs Frequency         Il Signal Overshoot vs Capacitive Load (100-mV Output Step)         Phase Reversal	Figure 6-23
+N vs Output Amplitude         escent Current vs Supply Voltage         escent Current vs Temperature         n Loop Gain vs Temperature         n Loop Output Impedance vs Frequency         Il Signal Overshoot vs Capacitive Load (100-mV Output Step)         Phase Reversal	· · · · · · · · · · · · · · · · · · ·
escent Current vs Supply Voltage escent Current vs Temperature In Loop Gain vs Temperature In Loop Output Impedance vs Frequency Il Signal Overshoot vs Capacitive Load (100-mV Output Step) Phase Reversal	Figure 6-24
escent Current vs Temperature n Loop Gain vs Temperature n Loop Output Impedance vs Frequency Il Signal Overshoot vs Capacitive Load (100-mV Output Step) Phase Reversal	Figure 6-25
n Loop Gain vs Temperature n Loop Output Impedance vs Frequency Il Signal Overshoot vs Capacitive Load (100-mV Output Step) Phase Reversal	Figure 6-26
n Loop Output Impedance vs Frequency Il Signal Overshoot vs Capacitive Load (100-mV Output Step) Phase Reversal	Figure 6-27
Il Signal Overshoot vs Capacitive Load (100-mV Output Step) Phase Reversal	Figure 6-28
Phase Reversal	Figure 6-29
	Figure 6-30, Figure 6-31
	Figure 6-32
tive Overload Recovery	Figure 6-33
ative Overload Recovery	Figure 6-34
II-Signal Step Response (100 mV)	Figure 6-35, Figure 6-36
e-Signal Step Response	Figure 6-37
ing Time	Figure 6-38 to Figure 6-41
t-Circuit Current vs Temperature	Figure 6-42
imum Output Voltage vs Frequency	Figure 6-43
agation Delay Rising Edge	Figure 6-44
agation Delay Falling Edge	Figure 6-45
stalk vs Frequency	Figure 6-46










































# 7 Detailed Description

# 7.1 Overview

The OPAx197-Q1 family of e-trim operational amplifiers use a proprietary method of package-level trim for offset and offset temperature drift implemented during the final steps of manufacturing after the plastic molding process. This method minimizes the influence of inherent input transistor mismatch, as well as errors induced during package molding. The trim communication occurs on the output pin of the standard pinout, and after the trim points are set, further communication to the trim structure is permanently disabled. *Section 7.2* shows the simplified diagram of the OPAx197-Q1.

Unlike previous e-trim op amps, the OPAx197-Q1 uses a patented two-temperature trim architecture to achieve a very-low offset voltage of 25  $\mu$ V (maximum) and low voltage offset drift of 0.5  $\mu$ V/°C (maximum) over the full specified temperature range. This level of precision performance at wide supply voltages makes these amplifiers especially useful for high-impedance industrial sensors, filters, and high-voltage data acquisition.

### 7.2 Functional Block Diagram






### 7.3 Feature Description


#### 7.3.1 Input Protection Circuitry

The OPAx197-Q1 use a unique input architecture to eliminate the need for input protection diodes but still provide robust input protection under transient conditions. Conventional input diode protection schemes shown in Figure 7-1 can be activated by fast transient step responses, and can introduce signal distortion and settling-time delays because of alternate current paths, as shown in Figure 7-2. For low-gain circuits, these fast-ramping input signals forward-bias back-to-back diodes, causing an increase in input current, and resulting in extended settling time, as shown in Figure 7-3.



Copyright © 2018, Texas Instruments Incorporated






Input Low Pass Filter

Simplified Mux Model

**Buffer Amplifier** 









The OPAx197-Q1 family of operational amplifiers provides a true high-impedance differential input capability for high-voltage applications. This patented input protection architecture does not introduce additional signal distortion or delayed settling time, making these devices the optimal op amps for multichannel, high-switched, input applications. The OPAx197-Q1 tolerate a maximum differential swing (voltage between inverting and noninverting pins of the op amp) of up to 36 V, making these devices an excellent choice for use as comparators or in applications with fast-ramping input signals, such as multiplexed data-acquisition systems; see Figure 8-1.

#### 7.3.2 EMI Rejection

The OPAx197-Q1 use integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPAx197-Q1 benefit from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz

to 6 GHz. Figure 7-4 shows the results of this testing on the OPAx197-Q1. Table 7-1 shows the EMIRR IN+ values for the OPAx197-Q1 at particular frequencies commonly encountered in real-world applications. Applications listed in Table 7-1 may be centered on or operated near the particular frequency shown. Detailed information can also be found in the TI application report *EMI Rejection Ratio of Operational Amplifiers* available for download from www.ti.com.




Figure 7-4. EMIRR Testing

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	44.1 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	52.8 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	61.0 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth <sup>®</sup> , mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	69.5 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	88.7 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	105.5 dB



#### 7.3.3 Phase Reversal Protection

The OPAx197-Q1 family has internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The OPAx197-Q1 is a rail-to-rail input op amp; therefore, the common-mode range can extend up to the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail. This performance is shown in Figure 7-5.




Figure 7-5. No Phase Reversal

#### 7.3.4 Thermal Protection

The internal power dissipation of any amplifier causes the internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the OPAx197-Q1 is 150°C and exceeding this maximum temperature causes damage to the device. The OPAx197-Q1 have a thermal protection feature that prevents damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 140°C. Figure 7-6 shows an application example for the OPAx197-Q1 that has significant self heating (159°C) because of the power dissipation (0.81 W). Thermal calculations indicate that for an ambient temperature of 65°C, the device junction temperature. Figure 7-6 shows how the circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is 3 V. When self heating causes the device junction temperature to increase above 140°C, the thermal protection forces the output to a high-impedance state and the output is pulled to ground through resistor RL.





Figure 7-6. Thermal Protection



#### 7.3.5 Capacitive Load and Stability

The OPAx197-Q1 feature a patented output stage capable of driving large capacitive loads, and in a unity-gain configuration, directly drive up to 1 nF of pure capacitive load. Increasing the gain enhances the ability of these amplifiers to drive greater capacitive loads; see Figure 7-7 and Figure 7-8. The particular op-amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier is stable in operation.



For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small (10- $\Omega$  to 20- $\Omega$ ) resistor, R<sub>ISO</sub>, in series with the output, as shown in Figure 7-9. This resistor significantly reduces ringing and maintains dc performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio R<sub>ISO</sub> / R<sub>L</sub>, and is generally negligible at low output levels. A high capacitive load drive makes the OPAx197-Q1 a great choice for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in Figure 7-9 uses an isolation resistor, R<sub>ISO</sub>, to stabilize the output of an op amp. R<sub>ISO</sub> modifies the open-loop gain of the system for increased phase margin, and results using the OPAx197-Q1 are summarized in Table 7-2. For additional information on techniques to optimize and design using this circuit, TI Precision Design TIPD128 details complete design goals, simulation, and test results.




Figure 7-9. Extending Capacitive Load Drive With the OPAx197-Q1


# Table 7-2. OPAx197-Q1 Capacitive Load Drive Solution Using Isolation Resistor Comparison of Calculated and Measured Results


PARAMETER		VALUE												
Capacitive Load	100	100 pF		1000 pF		0.01 µF		0.1 µF		1 µF				
Phase Margin	45°	60°	45°	60°	45°	60°	45°	60°	45°	60°				
R <sub>ISO</sub> (Ω)	47	360	24	100	20	51	6.2	15.8	2	4.7				
Measured Overshoot (%)	23.2 8.6	10.4	22.5	9	22.1	8.7	23.1	8.6	21	8.6				
Calculated PM	45.1°	58.1°	45.8°	59.7°	46.1°	60.1°	45.2°	60.2°	47.2°	60.2°				

For step-by-step design procedure, circuit schematics, bill of materials, printed circuit board (PCB) files, simulation results, and test results, see TI Precision Design TIPD128*Capacitive Load Drive Solution using an Isolation Resistor*.

### 7.3.6 Common-Mode Voltage Range

The OPAx197-Q1 are 36-V, true rail-to-rail input operational amplifiers with an input common-mode range that extends 100 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs, as shown in Figure 7-10. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 3 V to 100 mV above the positive supply. The P-channel pair is active for inputs from 100 mV below the negative supply to approximately (V+) - 1.5 V. There is a small transition region, typically (V+) - 3 V to (V+) - 1.5 V, in which both input pairs are on. This transition region can vary modestly with process variation, and within this region, PSRR, CMRR, offset voltage, offset drift, noise, and THD performance may be degraded compared to operation outside this region.







To achieve the best performance for two-stage rail-to-rail input amplifiers, avoid the transition region when possible. The OPAx197-Q1 use a precision trim for both the N-channel and P-channel regions. This technique enables significantly lower levels of offset than previous-generation devices, causing variance in the transition region of the input stages to appear exaggerated relative to offset over the full common-mode range, as shown in Figure 7-11.





Figure 7-11. Common-Mode Transition vs Standard Rail-to-Rail Amplifiers

#### 7.3.7 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. Figure 7-12 shows an illustration of the ESD circuits contained in the OPAx197-Q1 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.





Copyright © 2017, Texas Instruments Incorporated

#### Figure 7-12. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event is very short in duration and very high voltage (for example, 1 kV, 100 ns), whereas an EOS event is long duration and lower voltage (for example, 50 V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.

#### 7.3.8 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the OPAx197-Q1 is approximately 200 ns.

#### 7.4 Device Functional Modes

The OPAx197-Q1 have a single functional mode and is operational when the power-supply voltage is greater than 4.5 V ( $\pm 2.25$  V). The maximum power supply voltage for the OPAx197-Q1 is 36 V ( $\pm 18$  V).



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

The OPAx197-Q1 family offers outstanding dc precision and ac performance. These devices operate up to 36-V supply rails and offer true rail-to-rail input and output, ultra-low offset voltage and offset voltage drift, as well as 10-MHz bandwidth and high capacitive load drive. These features make the OPAx197-Q1 a robust, high-performance operational amplifier for high-voltage industrial applications.

#### 8.2 Typical Applications

#### 8.2.1 16-Bit Precision Multiplexed Data-Acquisition System

Figure 8-1 shows a 16-bit, differential, 4-channel, multiplexed data-acquisition system. This example is typical in industrial applications that require low distortion and a high-voltage differential input. The circuit uses the ADS8864, a 16-bit, 400-kSPS successive-approximation-resistor (SAR) analog-to-digital converter (ADC), along with a precision, high-voltage, signal-conditioning front end, and a 4-channel differential multiplexer (mux). This TI Precision Design details the process for optimizing the precision, high-voltage, front-end drive circuit using the OPAx197-Q1 and OPA140 to achieve excellent dynamic performance and linearity with the ADS8864.




Figure 8-1. OPAx197-Q1 in 16-Bit, 400-kSPS, 4-Channel, Multiplexed Data Acquisition System for High-Voltage Inputs With Lowest Distortion



#### 8.2.1.1 Design Requirements

The primary objective is to design a  $\pm$ 20-V, differential, 4-channel, multiplexed data acquisition system with lowest distortion using the 16-bit ADS8864 at a throughput of 400 kSPS for a 10-kHz, full-scale, pure sine-wave input. The design requirements for this block design are:


- System supply voltage: ±15 V
- ADC supply voltage: 3.3 V
- ADC sampling rate: 400 kSPS
- ADC reference voltage (REFP): 4.096 V
- System input signal: A high-voltage differential input signal with a peak amplitude of 10 V and frequency (f<sub>IN</sub>) of 10 kHz are applied to each differential input of the multiplexer.

#### 8.2.1.2 Detailed Design Procedure

The purpose of this precision design is to design an optimal high voltage multiplexed data acquisition system for highest system linearity and fast settling. The overall system block diagram is illustrated in Figure 8-1. The circuit is a multichannel data acquisition signal chain consisting of an input low-pass filter, mux, mux output buffer, attenuating SAR ADC driver, digital counter for mux and the reference driver. The architecture allows fast sampling of multiple channels using a single ADC, providing a low-cost solution. The two primary design considerations to maximize the performance of a precision multiplexed data acquisition system are the mux input analog front-end and the high-voltage level translation SAR ADC driver design. However, carefully design each analog circuit block based on the ADC performance specifications in order to achieve the fastest settling at 16-bit resolution and lowest distortion system. Figure 8-1 includes the most important specifications for each individual analog block.

This design systematically approaches each analog circuit block to achieve a 16-bit settling for a full-scale input stage voltage and linearity for a 10-kHz sinusoidal input signal at each input channel. The first step in the design is to understand the requirement for extremely low impedance input-filter design for the mux. This understanding helps in the decision of an appropriate input filter and selection of a mux to meet the system settling requirements. The next important step is the design of the attenuating analog front-end (AFE) used to level translate the high-voltage input signal to a low-voltage ADC input when maintaining amplifier stability. The next step is to design a digital interface to switch the mux input channels with minimum delay. The final design challenge is to design a high-precision, reference-driver circuit that provides the required REFP reference voltage with low offset, drift, and noise contributions.

For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, refer to TI Precision Design TIPD151, *16-bit, 400-kSPS, 4-Channel, Multiplexed Data Acquisition System for High Voltage Inputs with Lowest Distortion.* 




#### 8.2.1.3 Application Curve

Figure 8-2. ADC 16-Bit Linearity Error for the Multiplexed Data Acquisition Block



#### 8.2.2 Slew-Rate Limit for Input Protection

In control systems for valves or motors, abrupt changes in voltages or currents can cause mechanical damages. By controlling the slew rate of the command voltages into the drive circuits, the load voltages ramps up and down at a safe rate. For symmetrical slew-rate applications (positive slew rate equals negative slew rate), one additional op amp provides slew-rate control for a given analog gain stage. The unique input protection and high output current and slew rate of the OPAx197-Q1 make these devices the optimal amplifiers to achieve slew-rate control for both dual- and single-supply systems.Figure 8-3 shows the OPAx197-Q1 in a slew-rate limit design.




#### Figure 8-3. Slew-Rate Limiter Uses One Op Amp

For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, see TI Precision Design TIPD140, Slew Rate Limiter Uses One Op Amp.



#### 8.2.3 Precision Reference Buffer

The OPAx197-Q1 feature high output-current-drive capability and low input offset voltage, making these devices an excellent reference buffer to provide an accurate buffered output with ample drive current for transients. For the 10- $\mu$ F ceramic capacitor shown in Figure 8-4, a 37.4- $\Omega$  isolation resistor (R<sub>ISO</sub>), provides separation of two feedback paths for optimal stability. Feedback path number one is through R<sub>F</sub> and is directly at the output (V<sub>OUT</sub>). Feedback path number two is through R<sub>Fx</sub> and C<sub>F</sub> and is connected at the output of the op amp. The optimized stability components shown for the 10- $\mu$ F load give a closed-loop signal bandwidth at V<sub>OUT</sub> of 4 kHz and still provide a loop gain phase margin of 89°. Any other load capacitances require recalculation of the stability components: R<sub>F</sub>, R<sub>Fx</sub>, C<sub>F</sub>, and R<sub>ISO</sub>.



Copyright © 2017, Texas Instruments Incorporated

Figure 8-4. Precision Reference Buffer



### 9 Power Supply Recommendations

The OPAx197-Q1 are specified for operation from 4.5 V to 36 V ( $\pm 2.25$  V to  $\pm 18$  V); many specifications apply from  $-40^{\circ}$ C to  $\pm 125^{\circ}$ C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in *Section 6.9*.

### CAUTION

Supply voltages larger than 40 V can permanently damage the device; see *Absolute Maximum Ratings*.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see Section 10.

#### 10 Layout

#### **10.1 Layout Guidelines**

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- Place the external components as close as possible to the device. As illustrated in Figure 10-2, keep RF and RG close to the inverting input to minimize parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- For best performance, clean the PCB following board assembly.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, bake the PCB assembly to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.



### **10.2 Layout Examples**




Figure 10-1. Schematic Representation




Figure 10-2. Operational Amplifier Board Layout for Noninverting Configuration



# 11 Device and Documentation Support

#### **11.1 Device Support**

#### **11.1.1 Development Support**

#### 11.1.1.1 TINA-TI™ Simulation Software (Free Download)

TINA<sup>™</sup> is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI<sup>™</sup> simulation software is a free, fully functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI simulation software provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI simulation software offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

#### Note

These files require that either the TINA software (from DesignSoft<sup>™</sup>) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

#### 11.1.1.2 TI Precision Designs

The OPA197 is featured in several Texas Instruments (TI) Precision Designs, available online at http:// www.ti.com/ww/en/analog/precision-designs/. TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits.

#### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, EMI Rejection Ratio of Operational Amplifiers application report
- Texas Instruments, Capacitive Load Drive Solution using an Isolation Resistor reference design

#### **11.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.4 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.



# 11.5 Trademarks

e-trim<sup>™</sup>, TINA-TI<sup>™</sup>, and TI E2E<sup>™</sup> are trademarks of Texas Instruments. TINA<sup>™</sup> and DesignSoft<sup>™</sup> are trademarks of DesignSoft, Inc. Bluetooth<sup>®</sup> is a registered trademark of Bluetooth SIG, Inc. All trademarks are the property of their respective owners.

#### **11.6 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.7 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



7-Feb-2021

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
OPA197QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	197	Samples
OPA2197QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2197	Samples
OPA4197QPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	O4197Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



7-Feb-2021

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA197-Q1, OPA2197-Q1, OPA4197-Q1 :

• Catalog: OPA197, OPA2197, OPA4197

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



Texas

STRUMENTS

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA197QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2197QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA4197QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA197QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2197QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA4197QPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0

# **DGK0008A**



# **PACKAGE OUTLINE**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



# DGK0008A

# **EXAMPLE BOARD LAYOUT**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



# DGK0008A

# **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated