

# LM2653 1.5A High Efficiency Synchronous Switching Regulator

Check for Samples: LM2653

### **FEATURES**

- Efficiency up to 97%
- 4V to 14V Input Voltage Range
- 1.5V to 5.0V Adjustable Output Voltage
- 0.1Ω Switch On Resistance
- 300 kHz Fixed Frequency Internal Oscillator
- 7 µA Shutdown Current
- Patented Current Sensing for Current Mode Control
- Input Undervoltage Lockout
- **Output Overvoltage Shutdown Protection**
- **Output Undervoltage Shutdown Protection**
- Adjustable Soft-Start
- Adjustable PGOOD Delay
- **Current Limit and Thermal Shutdown**

#### **APPLICATIONS**

- Webpad
- Personal Digital Assistants (PDAs)
- **Computer Peripherals**
- **Battery-Powered Devices**
- Notebook Computer Video Supply
- **Handheld Scanners**
- GXM I/O and Core Voltage
- **High Efficiency 5V Conversion**

100

95

90

85

80

75

70

65

60 55 50

0.01

Load Current (A)

Figure 1.

### Typical Application

Efficiency (%)

### DESCRIPTION


The LM2653 switching regulator provides high efficient power conversion over a 100:1 load range (1.5A to 15 mA). This feature makes the LM2653 an ideal fit in battery-powered applications.

Synchronous rectification is used to achieve up to 97% efficiency. At light loads, the LM2653 enters a low power hysteretic or "sleep" mode to keep the efficiency high. In many applications, the efficiency still exceeds 80% at 15 mA load. A shutdown pin is available to disable the LM2653 and reduce the supply current to 7µA.

All the power, control, and drive functions are integrated within the ICs. The ICs contain patented current sensing circuity for current mode control. This feature eliminates the external current sensing resistor required by other current-mode DC-DC converters.

The ICs have a 300 kHz fixed frequency internal oscillator. The high oscillator frequency allows the use of extremely small, low profile components.

Protection features include thermal shutdown, input undervoltage lockout, adjustable soft-start, cycle by output overvoltage cvcle current limit, and undervoltage protections.



### Figure 2.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of 53 Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings<sup>(1)(2)(3)</sup>

	5		
Input Voltage			15V
PGOOD Pin Voltage	15V		
Feedback Pin Voltage			$-0.4V \le V_{FB} \le 5V$
Power Dissipation (T <sub>A</sub> =25	5°C) <sup>(4)</sup>		893 mW
Junction Temperature Ra	−40°C ≤ T <sub>J</sub> ≤ +125°C		
Storage Temperature Rar	-65°C to +150°C		
Lead Temperature	PW Package	Vapor Phase (60 sec.)	215°C
		Infrared (15 sec.)	220°C
Maximum Junction Tempe	erature		150°C
ESD Susceptibility		Human Body Model <sup>(3)</sup>	1 kV

(1) Absolute Maxmum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but device parameter specifications may not be specified under these conditions. For specified specifications and test conditions, see Electrical Characteristics.

If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.

(3) The human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin.

(4) The maximum allowable power dissipation is calculated by using P<sub>DMAX</sub> = (T<sub>JMAX</sub> - T<sub>A</sub>)/θ<sub>JA</sub>, where T<sub>JMAX</sub> is the maximum junction temperature, T<sub>A</sub> is the ambient temperature, and θ<sub>JA</sub> is the junction-to-ambient thermal resistance of the specified package. The 893 mW rating results from using 150°C, 25°C, and 140°C/W for T<sub>JMAX</sub>, T<sub>A</sub>, and θ<sub>JA</sub> respectively. A θ<sub>JA</sub> of 140°C/W represents the worst-case condition of no heat sinking of the 16-pin TSSOP package. Heat sinking allows the safe dissipation of more power. The Absolute Maximum power dissipation must be derated by 7.14 mW per °C above 25°C ambient. The LM2653 actively limits its junction temperatures to about 165°C.

# Operating Ratings<sup>(1)</sup>

Supply Voltage $4V \le V_{IN} \le 14V$
----------------------------------------

(1) Absolute Maxmum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but device parameter specifications may not be specified under these conditions. For specified specifications and test conditions, see Electrical Characteristics.

# **Electrical Characteristics**

Specifications with standard typeface are for  $T_J = 25^{\circ}$ C, and those in **boldface type** apply over full **Operating Temperature Range**.  $V_{IN} = 10$ V unless otherwise specified.

Symbol	Parameter	Conditions	Typical <sup>(1)</sup>	Limit <sup>(2)</sup>	Units
V <sub>FB</sub> Feedback Voltage		I <sub>LOAD</sub> = 900 mA	1.238	1.200 1.263	V V(min) V(max)
V <sub>OUT</sub>	Output Voltage Line Regulation	$V_{IN} = 4V$ to 12V I <sub>LOAD</sub> = 900 mA	0.2		%
	Output Voltage Load Regulation	$I_{LOAD} = 10 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	1.3		%
	Output Voltage Load Regulation	$I_{LOAD} = 200 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	0.3		%
V <sub>INUV</sub>	V <sub>IN</sub> Undervoltage Lockout Threshold Voltage	Rising Edge	3.8	3.95	V V(max)
V <sub>UV_HYST</sub>	Hysteresis for the Input Undervoltage Lockout		210		mV
I <sub>CL</sub>	Switch Current Limit	$V_{IN} = 5V$ $V_{OUT} = 2.5V$	2.0	1.55 2.60	A A(min) A(max)
I <sub>SM</sub>	Sleep Mode Threshold Current	V <sub>IN</sub> = 5V, V <sub>OUT</sub> = 2.5V	100		mA

 All limits specified at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are 100% production tested. All limits at temperature extremes are specified via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely norm.



### **Electrical Characteristics (continued)**

Specifications with standard typeface are for  $T_J = 25^{\circ}C$ , and those in **boldface type** apply over full **Operating Temperature Range**.  $V_{IN} = 10V$  unless otherwise specified.

Symbol	Parameter	Conditions	Typical <sup>(1)</sup>	Limit <sup>(2)</sup>	Units
V <sub>HYST</sub>	Sleep Mode Feedback Voltage Hysteresis		24		mV
l <sub>Q</sub>	Quiescent Current		1.7	2.0	mA mA(max)
I <sub>QSD</sub>	Quiescent Current in Shutdown Mode	Shutdown Pin Pulled Low	7	12/ <b>20</b>	μΑ μA(max)
R <sub>DS(ON)</sub>	High-Side or Low-Side MOSFET ON Resistance	I <sub>SWITCH</sub> = 1A	75	130	mΩ mΩ (max)
R <sub>SW(ON)</sub>	High-Side or Low-Side Switch On Resistance (MOSFET ON Resistance + Bonding Wire Resitstance)	I <sub>SWITCH</sub> = 1A	110		mΩ
IL	Switch Leakage Current—High Side		130		nA
	Switch Leakge Current—Low Side		130		nA
V <sub>BOOT</sub>	Bootstrap Regulator Voltage	I <sub>BOOT</sub> = 1 mA	6.75	6.45/ <b>6.40</b> 6.95/ <b>7.00</b>	V V(min) V(max)
G <sub>M</sub>	Error Amplifier Transconductance		1250		µmho
A <sub>V</sub>	Error Amplifier Voltage Gain		100		
I <sub>EA_SOURCE</sub>	Error Amplifier Source Current	$V_{IN} = 3.6V, V_{FB} = 1.17V, V_{COMP} = 2V$	40	25/ <b>15</b>	μΑ μA(min)
I <sub>EA_SINK</sub>	Error Amplifier Sink Current	$V_{IN} = 3.6V, V_{FB} = 1.31V, V_{COMP} = 2V$	65	30	μΑ μA(min)
V <sub>EAH</sub>	Error Amplifier Output Swing Upper Limit	V <sub>IN</sub> = 4V, V <sub>FB</sub> = 1.17V	2.70	2.50/ <b>2.40</b>	V V(min)
V <sub>EAL</sub>	Error Amplifier Output Swing Lower Limit	$V_{IN} = 4V, V_{FB} = 1.31V$	1.25	1.35/ <b>1.50</b>	V V(max)
VD	Body Diode Voltage	I <sub>DIODE</sub> = 1.5A	1		V
F <sub>OSC</sub>	Oscillator Frequency	Measured at Switch Pin $V_{IN} = 4V$	300	280/ <b>255</b> 330/ <b>345</b>	kHz kHz(min) kHz(max)
D <sub>MAX</sub>	Maximum Duty Cycle	$V_{IN} = 4V$	95	92	% %(min)
I <sub>SS</sub>	Soft-Start Current	Voltage at the SS Pin = 1.4V	11	7 14	μΑ μA(min) μA(max)
V <sub>OUTUV</sub>	V <sub>OUT</sub> Undervoltage Lockout Threshold Voltage		81	76 84	%V <sub>OUT</sub> %V <sub>OUT</sub> (min) %V <sub>OUT</sub> (max)
	Hysteresis for V <sub>OUTUV</sub>		5		%V <sub>OUT</sub>
V <sub>OUTOV</sub>	V <sub>OUT</sub> Overvoltage Lockout Threshold Voltage		108	106 114	%V <sub>OUT</sub> %V <sub>OUT</sub> (min) %V <sub>OUT</sub> (max)
	Hysteresis for V <sub>OUTOV</sub>		3		%V <sub>OUT</sub>
I <sub>LDELAY</sub> SOURCE	LDELAY Pin Source Current		5		μA
I <sub>PGOOD</sub> SINK	PGOOD Pin Sink Current	V <sub>PGOOD</sub> = 0.4V		15	mA(max)
I <sub>PGOOD</sub> LEAKA GE	PGOOD Pin Leakage Current	V <sub>PGOOD</sub> = 5V	50		nA
I <sub>SHUTDOWN</sub>	Shutdown Pin Current	Shutdown Pin Pulled Low	2.2	0.8/ <b>0.5</b> 3.7/ <b>4.0</b>	μΑ μA(min) μA(max)



www.ti.com

### **Electrical Characteristics (continued)**

Specifications with standard typeface are for  $T_J = 25^{\circ}C$ , and those in **boldface type** apply over full **Operating Temperature Range**.  $V_{IN} = 10V$  unless otherwise specified.

Symbol	Parameter	Conditions	Typical <sup>(1)</sup>	Limit <sup>(2)</sup>	Units
V <sub>SHUTDOWN</sub>	Shutdown Pin Threshold Voltage	Rising Edge	0.6	0.3 0.9	V V(min) V(max)
T <sub>SD</sub>	Thermal Shutdown Temperature		165		°C
T <sub>SD_HYST</sub>	Thermal Shutdown Hysteresis Temperature		25		°C



 $I_Q vs V_{IN}$ 

6

= 10V

0

6

8

Figure 8.

Input Voltage (V)

10

12

14

50

Junction Temperature (°C)

Figure 6.

R<sub>SW(ON)</sub> vs Input Voltage

8

Input Voltage (V)

Figure 4.

10

 $V_{IN} = 14V$ 


12

 $V_{IN} = 4V$ 

150

100

14






EXAS

www.ti.com

NSTRUMENTS

EXAS **ISTRUMENTS** 





6

 $L = 15 \,\mu H$ 

2

Output Voltage (V) Figure 13.

2.5

3

3.5

1.5

0

1



#### **CONNECTION DIAGRAM**




Figure 14. 16-Lead TSSOP (PW) See Package Number PW0016A

#### **PIN DESCRIPTIONS**

Pin	Name	Function
1-2	SW	Switched-node connection, which is connected with the source of the internal high-side MOSFET.
3-5	V <sub>IN</sub>	Main power supply input pin. Connected to the drain of the high-side MOSFET.
6	V <sub>CB</sub>	Bootstrap capacitor connection for high-side gate drive.
7	AVIN	Input voltage for control and driver circuits.
8	SD(SS)	Shutdown and Soft-start control pin. Pulling this pin below 0.3V shuts off the regulator. A capacitor connected from this pin to ground provides a control ramp of the input current. Do not drive this pin with an external source or erroneous operation may result.
9	FB	Output voltage feedback input. Connected to the output voltage.
10	COMP	Compensation network connection. Connected to the output of the voltage error amplifier.
11	PGOOD	A constant monitor on the output voltage. PGOOD will go low if the output voltage exceeds 110% or goes below 80% of its nominal.
12	LDELAY	A capacitor between this pin to ground sets the delay from the output voltage reaches 80% of its nominal to when the undervoltage latch protection is enabled and PGOOD pin goes low.
13	AGND	Low-noise analog ground.
14-16	PGND	Power ground.



www.ti.com

### **Block Diagram**




Figure 15.



#### **OPERATION**

The LM2653 operates in a constant frequency (300 kHz), current-mode PWM for moderate to heavy loads; and it automatically switches to hysteretic mode for light loads. In hysteretic mode, the switching frequency is reduced to keep the efficiency high.

#### MAIN OPERATION

When the load current is higher than the sleep mode threshold, the part is always operating in PWM mode. At the beginning of each switching cycle, the high-side switch is turned on, the current from the high-side switch is sensed and compared with the output of the error amplifier (COMP pin). When the sensed current reaches the COMP pin voltage level, the high-side switch is turned off; after 40 ns (deadtime), the low-side switch is turned on. At the end of the switching cycle, the low-side switch is turned off; and the same cycle repeats.

The current of the top switch is sensed by a patented internal circuitry. This unique technique gets rid of the external sense resistor, saves cost and size, and improves noise immunity of the sensed current. A feedforward from the input voltage is added to reduce the variation of the current limit over the input voltage range.

When the load current decreases below the sleep mode theshold, the output voltage will rise slightly, this rise is sensed by the hysteretic mode comparator which makes the part go into the hysteretic mode with both the high and low side switches off. The output voltage starts to drop until it hits the low threshold of the hysteretic comparator, and the part immediately goes back to the PWM operation. The output voltage keeps increasing until it reaches the top hysteretic threshold, then both the high and low side switches turn off again, and th same cycle repeats.

#### PROTECTIONS

The cycle-by-cycle current limit circuitry turns off the high-side MOSFET whenever the current in MOSFET reaches 2A. A second level current limit is accomplished by the undervoltage protection: if the load pulls the output voltage down below 80% of its nominal value, the undervoltage latch protection will wait for a period of time (set by the capacitor at the LDELAY pin, see LDELAY CAPACITOR for more information). If the output voltage is still below 80% of its nominal after the waiting period, the latch protection will be enabled. In the latch protection mode, the low-side MOSFET is on and the high-side MOSFET is off. The latch protection will also be enabled immediately whenever the output voltage exceeds the overvoltage threshold (110% of its nominal). Both protections are disabled during start-up.(See SOFT-START CAPACITOR and LDELAY CAPACITOR for more information.) Toggling the input supply voltage or the shutdown pin can reset the device from the latched protection mode.

### PGOOD FLAG

The PGOOD flag goes low whenever the overvoltage or undervoltage latch protection is enabled.

#### **Design Procedure**

This section presents guidelines for selecting external components.

#### INPUT CAPACITOR

A low ESR aluminum, tantalum, or ceramic capacitor is needed between the input pin and power ground. This capacitor prevents large voltage transients from appearing at the input. The capacitor is selected based on the RMS current and voltage requirements. The RMS current is given by:

$$I_{RMS} = I_{OUT} \times \frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}}$$
(1)

The RMS current reaches its maximum ( $I_{OUT}/2$ ) when  $V_{IN}$  equals  $2V_{OUT}$ . For an aluminum or ceramic capacitor, the voltage rating should be at least 25% higher than the maximum input voltage. If a tantalum capacitor is used, the voltage rating required is about twice the maximum input voltage. The tantalum capacitor should be surge current tested by the manufacturer to prevent shorted by the inrush current. It is also recommended to put a small ceramic capacitor (0.1 µF) between the input pin and ground pin to reduce high frequency spikes.

)

#### INDUCTOR

The most critical parameters for the inductor are the inductance, peak current and the DC resistance. The inductance is related to the peak-to-peak inductor ripple current, the input and the output voltages:

$$L = \frac{(V_{IN} - V_{OUT})V_{OUT}}{V_{IN} \times I_{RIPPLE} \times 300 \text{ kHz}}$$

A higher value of ripple current reduces inductance, but increases the conductance loss, core loss, current stress for the inductor and switch devices. It also requires a bigger output capacitor for the same output voltage ripple requirement. A reasonable value is setting the ripple current to be 30% of the DC output current. Since the ripple current increases with the input voltage, the maximum input voltage is always used to determine the inductance. The DC resistance of the inductor is a key parameter for the efficiency. Lower DC resistance is available with a bigger winding area. A good tradeoff between the efficiency and the core size is letting the inductor copper loss equal 2% of the output power.

#### OUTPUT CAPACITOR

The selection of  $C_{OUT}$  is driven by the maximum allowable output voltage ripple. The output ripple in the constant frequency, PWM mode is approximated by:

$$V_{RIPPLE} = I_{RIPPLE} \left( ESR + \frac{1}{8F_{S}C_{OUT}} \right)$$

The ESR term usually plays the dominant role in determining the voltage ripple. A low ESR aluminum electrolytic or tantalum capacitor (such as Nichicon PL series, Sanyo OS-CON, Sprague 593D, 594D, AVX TPS, and CDE polymer aluminum) is recommended. An electrolytic capacitor is not recommended for temperatures below -25°C since its ESR rises dramatically at cold temperature. A tantalum capacitor has a much better ESR specification at cold temperature and is preferred for low temperature applications.

The output voltage ripple in constant frequency mode has to be less than the sleep mode voltage hysteresis to avoid entering the sleep mode at full load:

 $V_{RIPPLE} < 20mV * V_{OUT} / V_{FB}$ 

#### BOOST CAPACITOR

A 0.1  $\mu$ F ceramic capacitor is recommended for the boost capacitor. The typical voltage across the boost capacitor is 6.7V.

#### SOFT-START CAPACITOR

<u>A soft-start capacitor is used to provide the soft-start feature.</u> When the input voltage is first applied, or when the  $\overline{SD}(SS)$  pin is allowed to go high, the soft-start capacitor is charged by a current source (approximately 2  $\mu$ A). When the  $\overline{SD}(SS)$  pin voltage reaches 0.6V (shutdown threshold), the internal regulator circuitry starts to operate. The current charging the soft-start capacitor increases from 2  $\mu$ A to approximately 10  $\mu$ A. With the  $\overline{SD}(SS)$  pin voltage between 0.6V and 1.3V, the level of the current limit is zero, which means the output voltage is still zero. When the  $\overline{SD}(SS)$  pin voltage increases beyond 1.3V, the current limit starts to increase. The switch duty cycle, which is controlled by the level of the current limit, starts with narrow pulses and gradually gets wider. At the same time, the output voltage of the converter increases towards the nominal value, which brings down the output voltage of the error amplifier. When the output of the error amplifier is less than the current limit voltage, it takes over the control of the duty cycle. The converter enters the normal current-mode PWM operation. The  $\overline{SD}(SS)$  pin voltage is eventually charged up to about 2V.

The soft-start time can be estimated as:

 $T_{SS} = C_{SS} * 0.6V/2 \ \mu A + C_{SS} * (2V-0.6V)/10 \ \mu A$ 

During start-up, the internal circuit is monitoring the soft-start voltage. When the softstart voltage reaches 2V, the undervoltage and overvoltage protections are enabled.

If the output voltage doesn't rise above 80% of the normal value before the soft-start reaches 2V. The undervoltage protection will kick in and shut the device down. You can avoid this by either increasing the value of the soft-start capacitor, or using a LDELAY capacitor.



(2)

(4)

(3)

(5)



#### LDELAY CAPACITOR

As mentioned in the Operation section, the LDELAY capacitor sets the time delay between the output voltage goes below 80% of its nominal value and the undervoltage latch protection is enabled.

Charging the CDELAY by a 5  $\mu$ A current source up to 2V sets the delay time. Therefore, T<sub>DELAY</sub> = C<sub>DELAY</sub> \* 2V/5 $\mu$ A.

The undervoltage protection is disabled by tying the LDELAY pin to the ground.

#### R<sub>1</sub> and R<sub>2</sub> (PROGRAMMING OUTPUT VOLTAGE)

Use the following formula to select the appropriate resistor values:

 $V_{OUT} = V_{REF}(1 + R_1/R_2)$ 

where

• V<sub>REF</sub> = 1.238V

(6)

(7)

(8)

Select resistors between  $10k\Omega$  and  $100k\Omega$ . (1% or higher accuracy metal film resistors for R<sub>1</sub> and R<sub>2</sub>.)

#### **COMPENSATION COMPONENTS**

In the control to output transfer function, the first pole  $F_{p1}$  can be estimated as  $1/(2\pi R_{OUT}C_{OUT})$ ; The ESR zero  $F_{z1}$  of the output capacitor is  $1/(2\pi ESRC_{OUT})$ ; Also, there is a high frequency pole  $F_{p2}$  in the range of 45kHz to 150kHz:

$$F_{p2} = F_s / (\pi n(1 - D))$$

where

• 
$$D = V_{OUT}/V_{IN}$$

• n = 1+0.348L/( $V_{IN}$ - $V_{OUT}$ ) (L is in µHs and  $V_{IN}$  and  $V_{OUT}$  in volts)

The total loop gain G is approximately  $500/I_{OUT}$  where  $I_{OUT}$  is in amperes.

A Gm amplifier is used inside the LM2653. The output resistor  $R_o$  of the Gm amplifier is about 80k $\Omega$ .  $C_{c1}$  and  $R_C$  together with  $R_o$  give a lag compensation to roll off the gain:

 $F_{pc1} = 1/(2\pi C_{c1}(R_0 + R_c)), F_{zc1} = 1/2\pi C_{c1}R_c.$ 

In some applications, the ESR zero  $F_{z1}$  cannot be cancelled by  $F_{p2}$ . Then,  $C_{c2}$  is needed to introduce  $F_{pc2}$  to cancel the ESR zero,  $F_{p2} = 1/(2\pi C_{c2}R_o ||R_c)$ .

The rule of thumb is to have more than 45° phase margin at the crossover frequency (G=1).

If  $C_{OUT}$  is higher than 68µF,  $C_{c1}$  = 2.2nF, and  $R_c$  = 15K $\Omega$  are good choices for most applications. If the ESR zero is too low to be cancelled by  $F_{p2}$ , add  $C_{c2}$ .

If the transient response to a step load is important, choose  $R_C$  to be higher than  $10k\Omega$ .

#### EXTERNAL SCHOTTKY DIODE

A Schottky diode  $D_1$  is recommended to prevent the intrinsic body diode of the low-side MOSFET from conducting during the deadtime in PWM operation and hysteretic mode when both MOSFETs are off. If the body diode turns on, there is extra power dissipation in the body diode because of the reverse-recovery current and higher forward voltage; the high-side MOSFET also has more switching loss since the negative diode reverse-recovery current appears as the high-side MOSFET turn-on current in addition to the load current. These losses degrade the efficiency by 1-2%. The improved efficiency and noise immunity with the Schottky diode become more obvious with increasing input voltage and load current.

The breakdown voltage rating of  $D_1$  is preferred to be 25% higher than the maximum input voltage. Since  $D_1$  is only on for a short period of time, the average current rating for  $D_1$  only requires being higher than 30% of the maximum output current. It is important to place  $D_1$  very close to the drain and source of the low-side MOSFET, extra parasitic inductance in the parallel loop will slow the turn-on of  $D_1$  and direct the current through the body diode of the low-side MOSFET.

LM2653

SNVS050E - NOVEMBER 1999-REVISED APRIL 2013



#### **PCB Layout Considerations**

Layout is critical to reduce noises and ensure specified performance. The important guidelines are listed as follows:

- Minimize the parasitic inductance in the loop of input capacitors and the internal MOSFETs by connecting the input capacitors to V<sub>IN</sub> and PGND pins with short and wide traces. This is important because the rapidly switching current, together with wiring inductance can generate large voltage spikes that may result in noise problems.
- 2. Minimize the trace from the center of the output resistor divider to the FB pin and keep it away from noise sources to avoid noise pick up. For applications require tight regulation at the output, a dedicated sense trace (separated from the power trace) is recommended to connect the top of the resistor divider to the output.
- 3. If the Schottky diode  $D_1$  is used, minimize the traces connecting  $D_1$  to SW and PGND pins.




Figure 16. Schematic for the Typical Board Layout

Typical PC Board Layout: (2X Size)




Figure 17. Component Placement Guide



www.ti.com




Figure 18. Component Side PC Board Layout




Figure 19. Solder Side PC Board Layout

Cł	hanges from Revision D (April 2013) to Revision E	Page
•	Changed layout of National Data Sheet to TI format	13

www.ti.com





### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM2653MTC-ADJ/NOPB	ACTIVE	TSSOP	PW	16	92	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	2653MT C-ADJ	Samples
LM2653MTCX-ADJ/NOPB	ACTIVE	TSSOP	PW	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	2653MT C-ADJ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# PACKAGE OPTION ADDENDUM

24-Sep-2024



### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2653MTCX-ADJ/NOPB	TSSOP	PW	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

25-Sep-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2653MTCX-ADJ/NOPB	TSSOP	PW	16	2500	367.0	367.0	35.0

# TEXAS INSTRUMENTS

www.ti.com

25-Sep-2024

## TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LM2653MTC-ADJ/NOPB	PW	TSSOP	16	92	495	8	2514.6	4.06

# **PW0016A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated