

# OPAx365-Q1 50MHz 低失真、高 CMRR、轨到轨 I/O 单电源运算放大器

## 1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 的下列结果：
  - 器件温度等级 1：-40°C 至 125°C 环境温度范围
  - 器件 HBM ESD 分类等级 H2
  - 器件 CDM ESD 分类等级 C3B
- OPA2365-Q1 提供功能安全：
  - 可帮助进行功能安全系统设计的文档
- 增益带宽：50MHz
- 零交叉失真拓扑
  - 出色的 THD+N：0.0004%
  - CMRR：100 dB (最小值)
  - 轨到轨输入和输出
  - 输入超出电源轨 100mV
- 低噪声：4.5nV/√Hz (100kHz 时)
- 压摆率：25V/μs
- 快速趋稳：0.3μs 至 0.01%
- 精密
  - 低偏移：100μV
  - 低输入偏置电流：0.2pA
- 2.2V 至 5.5V 工作电压

## 2 应用

- 汽车
- ADAS
- 混合动力汽车/电动汽车和动力总成
- 车身与照明
- 盲点检测
- 引擎控制单元
- 直流/直流转换器
- 短程到中程雷达
- 碰撞预警
- 工业类
- 抬头显示

## 3 说明

OPAx365-Q1 零交叉系列轨到轨高性能 CMOS 运算放大器针对超低电压单电源应用进行了优化。轨到轨输入/输出、低噪声 (4.5nV/√Hz) 和高速运行 (50MHz 增益带宽) 使得这些器件非常适合于驱动采样数据转换器 (例如, ADS7822-Q1 或 ADS1115-Q1), 尤其是在短程到中程雷达应用中。OPAx365-Q1 系列运算放大器也非常适合混合动力汽车/电动汽车和动力总成应用中的直流/直流转换器, 以及作为发动机控制单元中的变速器控制。


特殊功能包括出色的共模抑制比 (CMRR)、无输入级交叉失真、高输入阻抗和轨到轨输入和输出摆幅。输入共模范围同时包括正负电源。电源轨的输出电压摆幅在 10mV 以内。

OPA365-Q1 (单通道版本) 采用 5 引脚 SOT-23 封装。OPA2365-Q1 (双通道版本) 采用 8 引脚 SOIC 封装。所有版本的额定工作温度范围均为 -40°C 至 125°C。单通道和双通道版本具有完全相同的规范, 可尽可能提高设计灵活性。

### 器件信息 (1)

器件型号	封装	封装尺寸 (标称值)
OPA2365-Q1	SOIC (8)	4.90mm × 3.91mm
OPA365-Q1	SOT-23 (5)	2.90mm × 1.60mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。



快速趋稳峰值检测器



## Table of Contents

<b>1 特性</b> .....	1	7.4 Device Functional Modes.....	13
<b>2 应用</b> .....	1	<b>8 Application and Implementation</b> .....	14
<b>3 说明</b> .....	1	8.1 Application Information.....	14
<b>4 Revision History</b> .....	2	8.2 Typical Application.....	18
<b>5 Pin Configuration and Functions</b> .....	3	<b>9 Power Supply Recommendations</b> .....	20
<b>6 Specifications</b> .....	4	<b>10 Layout</b> .....	21
6.1 Absolute Maximum Ratings.....	4	10.1 Layout Guidelines.....	21
6.2 ESD Ratings.....	4	10.2 Layout Example.....	21
6.3 Recommended Operating Conditions.....	4	<b>11 Device and Documentation Support</b> .....	22
6.4 Thermal Information.....	4	11.1 Documentation Support.....	22
6.5 Electrical Characteristics.....	5	11.2 Support Resources.....	22
6.6 Typical Characteristics.....	7	11.3 Trademarks.....	22
<b>7 Detailed Description</b> .....	11	11.4 Electrostatic Discharge Caution.....	22
7.1 Overview.....	11	11.5 Glossary.....	22
7.2 Functional Block Diagram.....	11	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	22
7.3 Feature Description.....	12		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision D (December 2015) to Revision E (November 2020)</b>	<b>Page</b>
• 更新了整个文档的表、图和交叉参考的编号格式.....	1
• 向 <i>特性</i> 部分添加了提供功能安全的文档信息.....	1
• Updated <i>Related Documentation</i> section .....	22

---

<b>Changes from Revision C (April 2012) to Revision D (December 2015)</b>	<b>Page</b>
• 添加了 <i>ESD</i> 等级表、 <i>特性说明</i> 部分、 <i>器件功能模式</i> 、 <i>应用和实现</i> 部分、 <i>电源相关建议</i> 部分、 <i>布局</i> 部分、 <i>器件和文档支持</i> 部分以及 <i>机械、封装和可订购信息</i> 部分.....	1

---

<b>Changes from Revision B (January 2012) to Revision C (April 2012)</b>	<b>Page</b>
• Added another row with $V_{OS}$ for OPA2365-Q1 only.....	5
• Changed $I_Q$ upper limit to 5.3 from 5.5.....	5

## 5 Pin Configuration and Functions




图 5-1. DBV Package 5-Pin SOT-23 Top View




图 5-2. D Package 8-Pin SOIC Top View

表 5-1. Pin Functions

NAME	PIN		I/O	DESCRIPTION
	SOT-23	SOIC		
+IN	3	—	I	Noninverting input
- IN	4	—	I	Inverting input
+IN A	—	3	I	Noninverting input
- IN A	—	2	I	Inverting input
+IN B	—	5	I	Noninverting input
- IN B	—	6	I	Inverting input
V+	5	8	I	Positive (highest) supply
V-	4	4	I	Negative (lowest) supply
V <sub>OUT</sub>	1	—	O	Output
V <sub>OUTA</sub>	—	1	O	Output
V <sub>OUTB</sub>	—	7	O	Output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		5.5	V
V <sub>I</sub>	Signal input terminals, voltage <sup>(2)</sup>	(V <sup>-</sup> ) - 0.5	(V <sup>+</sup> ) + 0.5	V
I <sub>I</sub>	Signal input terminals, current <sup>(2)</sup>	- 10	10	mA
t <sub>OSC</sub>	Output short-circuit duration <sup>(3)</sup>	Continuous		
T <sub>OP</sub>	Operating temperature	- 40	150	°C
T <sub>J</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	- 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10 mA or less.
- (3) Short-circuit to ground, one amplifier per package

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per AEC Q100-011	±750

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>S</sub>	Supply voltage V <sup>-</sup> to V <sup>+</sup>	2.2	3.3	5.5	V
T <sub>A</sub>	Operating free-air temperature	- 40	25	125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		OPA2365-Q1	OPA365-Q1	UNIT
		D (SOIC)	DBV (SOT-23)	
		8 PINS	5 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	115.5	208.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	60.1	123.7	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	56.9	54.6	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	9.5	37.2	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	56.3	36.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

 $V_S = 2.2\text{ V to }5.5\text{ V}$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S/2$ ,  $V_{CM} = V_S/2$ , and  $V_{OUT} = V_S/2$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$T_A$ <sup>(1)</sup>	MIN	TYP	MAX	UNIT
<b>OFFSET VOLTAGE</b>							
$V_{OS}$	Input offset voltage		25°C		100	200	$\mu\text{V}$
$V_{OS}$ <sup>(3)</sup>	Input offset voltage		25°C		100	230	$\mu\text{V}$
$dV_{OS}/dT$	Input offset voltage drift		Full range		1		$\mu\text{V}/^\circ\text{C}$
PSRR	Input offset voltage vs power supply	$V_S = 2.2\text{ V to }5.5\text{ V}$	Full range		10	100	$\mu\text{V}/\text{V}$
	Channel separation, DC		25°C		0.2		$\mu\text{V}/\text{V}$
<b>INPUT BIAS CURRENT</b>							
$I_B$	Input bias current		25°C		$\pm 0.2$	$\pm 10$	$\text{pA}$
			Full range		See <a href="#">§ 6.6</a>		
$I_{OS}$	Input offset current		25°C		$\pm 0.2$	$\pm 10$	$\text{pA}$
<b>NOISE</b>							
$e_n$	Input voltage noise	$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C		5		$\mu\text{V}_{PP}$
$e_n$	Input voltage noise density	$f = 100\text{ kHz}$	25°C		4.5		$\text{nV}/\sqrt{\text{Hz}}$
$i_n$	Input current noise density	$f = 10\text{ kHz}$	25°C		4		$\text{fA}/\sqrt{\text{Hz}}$
<b>INPUT VOLTAGE RANGE</b>							
$V_{CM}$	Common-mode voltage		25°C	$(V_-) - 0.1$		$(V_+) + 0.1$	$\text{V}$
CMRR	Common-mode rejection ratio	$(V_-) - 0.1\text{ V} \leq V_{CM} \leq (V_+) + 0.1\text{ V}$	Full range	100	120		$\text{dB}$
<b>INPUT CAPACITANCE</b>							
	Differential		25°C		6		$\text{pF}$
	Common-mode		25°C		2		$\text{pF}$
<b>OPEN-LOOP GAIN</b>							
$A_{OL}$	Open-loop voltage gain	$R_L = 10\text{ k}\Omega$ , $100\text{ mV} < V_O < (V_+) - 100\text{ mV}$	Full range	100	120		$\text{dB}$
		$R_L = 600\ \Omega$ , $200\text{ mV} < V_O < (V_+) - 200\text{ mV}$	25°C	100	120		
		$R_L = 600\ \Omega$ , $200\text{ mV} < V_O < (V_+) - 200\text{ mV}$	Full range	94			
<b>FREQUENCY RESPONSE</b>							
GBW	Gain-bandwidth product		25°C		50		$\text{MHz}$
SR	Slew rate	$V_S = 5\text{ V}$ , $G = 1$	25°C		25		$\text{V}/\mu\text{s}$
$t_S$	Settling time	0.1%, $V_S = 5\text{ V}$ , 4-V Step, $G = 1$	25°C		200		$\text{ns}$
		0.01%, $V_S = 5\text{ V}$ , 4-V Step, $G = 1$	25°C		300		
	Overload recovery time	$V_S = 5\text{ V}$ , $V_{IN} \times \text{Gain} > V_S$	25°C		$< 0.1$		$\mu\text{s}$
THD+N	Total harmonic distortion + noise <sup>(2)</sup>	$V_S = 5\text{ V}$ , $R_L = 600\ \Omega$ , $V_O = 4\text{ VPP}$ , $G = 1$ , $f = 1\text{ kHz}$	25°C		0.0004%		
<b>OUTPUT</b>							
	Voltage output swing from rail	$R_L = 10\text{ k}\Omega$ , $V_S = 5.5\text{ V}$	Full range		10	20	$\text{mV}$
$I_{SC}$	Short-circuit current		25°C		$\pm 65$		$\text{mA}$
$C_L$	Capacitive load drive		25°C		See <a href="#">§ 6.6</a>		
	Open-loop output impedance	$f = 1\text{ MHz}$ , $I_O = 0$	25°C		30		$\Omega$
<b>POWER SUPPLY</b>							

**OPA365-Q1, OPA2365-Q1**

ZHC SMB4E - MARCH 2010 - REVISED NOVEMBER 2020

 $V_S = 2.2\text{ V to }5.5\text{ V}$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S/2$ ,  $V_{CM} = V_S/2$ , and  $V_{OUT} = V_S/2$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$T_A$ <sup>(1)</sup>	MIN	TYP	MAX	UNIT
$V_S$	Specified voltage		25°C	2.2		5.5	V
$I_Q$	Quiescent current per amplifier	$I_O = 0$	25°C		4.6	5	mA
			Full range			5.3	
<b>TEMPERATURE RANGE</b>							
	Specified		25°C	- 40		125	°C
$\theta_{JA}$	Thermal resistance	SOT23-5	25°C				°C/W
		SO-8	25°C		200		

- (1) Full range  $T_A = -40^\circ\text{C to }125^\circ\text{C}$
- (2) Third-order filter, bandwidth 80 kHz at -3 dB.
- (3) For OPA2365-Q1 only

## 6.6 Typical Characteristics

$T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ ,  $C_L = 0\text{ pF}$  (unless otherwise noted)




图 6-1. Open-Loop Gain and Phase vs Frequency




图 6-2. Power Supply and Common Mode Rejection Ratio vs Frequency




图 6-3. Offset Voltage Production Distribution




图 6-4. Offset Voltage Drift Production Distribution




图 6-5. Input Bias Current vs Temperature




图 6-6. Input Bias Current vs Common Mode Voltage

## 6.6 Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ ,  $C_L = 0\text{ pF}$  (unless otherwise noted)




图 6-7. OPA365-Q1 Output Voltage vs Output Current




图 6-8. OPA2365-Q1 Output Voltage Swing vs Output Current




图 6-9. Short-Circuit Current vs Temperature




图 6-10. Quiescent Current vs Supply Voltage




图 6-11. Quiescent Current vs Temperature




图 6-12. 0.1-Hz to 10-Hz Input Voltage Noise



## 6.6 Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ ,  $C_L = 0\text{ pF}$  (unless otherwise noted)




图 6-13. Total Harmonic Distortion + Noise vs Frequency




图 6-14. Input Voltage Noise Spectral Density




图 6-15. Overshoot vs Capacitive Load




图 6-16. Small-Signal Step Response




图 6-17. Large-Signal Step Response




图 6-18. Small-Signal Step Response

## 6.6 Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$ ,  $C_L = 0\text{ pF}$  (unless otherwise noted)





图 6-19. Large-Signal Step Response

## 7 Detailed Description

### 7.1 Overview

The OPAX365-Q1 zero-crossover family of rail-to-rail, high-performance, CMOS operational amplifiers are optimized for very low voltage, single-supply applications. Their rail-to-rail input and output, low-noise ( $4.5 \text{ nV}/\sqrt{\text{Hz}}$ ), and high-speed operation (50-MHz gain bandwidth) make these devices ideal for driving sampling analog-to-digital converters (ADCs). Applications include audio, signal conditioning, and sensor amplification. The high-gain bandwidth of 50 MHz makes this family suited for amplifying low signal levels and high frequency such as radar signal processing.

### 7.2 Functional Block Diagram




## 7.3 Feature Description

### 7.3.1 Operating Characteristics

The OPA365-Q1 amplifier parameters are fully specified from 2.2 V to 5.5 V. Many of the specifications apply from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in [# 6.6](#).


### 7.3.2 Basic Amplifier Configurations

As with other single-supply operational amplifiers, the OPA365-Q1 may be operated with either a single supply or dual supplies (see [图 7-1](#)). A typical dual-supply connection is shown in [图 7-1](#), which is accompanied by a single-supply connection. The OPA365-Q1 device is configured as a basic inverting amplifier with a gain of  $-10$  V/V. The dual-supply connection has an output voltage centered on zero, while the single-supply connection has an output centered on the common-mode voltage  $V_{\text{CM}}$ . For the circuit shown, this voltage is 1.5 V, but may be any value within the common-mode input voltage range. The OPA365-Q1  $V_{\text{CM}}$  range extends 100 mV beyond the power-supply rails.



**图 7-1. Basic Circuit Connections**


[图 7-2](#) shows a single-supply, electret microphone application where  $V_{\text{CM}}$  is provided by a resistive divider. The divider also provides the bias voltage for the electret element.



**图 7-2. Microphone Preamp**

### 7.3.3 Input and ESD Protection


The OPA365-Q1 device incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, provided that the current is limited to 10 mA as stated in the [§ 6.1](#). [图 7-3](#) shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to the minimum in noise-sensitive applications.



**图 7-3. Input Current Protection**

### 7.3.4 Rail-to-Rail Input

The OPA365-Q1 product family features true rail-to-rail input operation, with supply voltages as low as  $\pm 1.1$  V (2.2 V). A unique zero-crossover input topology eliminates the input offset transition region typical of many rail-to-rail, complementary stage operational amplifiers. This topology also allows the OPA365-Q1 device to provide superior common-mode performance over the entire input range, which extends 100 mV beyond both power-supply rails, as shown in [图 7-4](#). When driving ADCs, the highly linear VCM range of the OPA365-Q1 device assures that the operational amplifier/ADC system linearity performance is not compromised.



**图 7-4. OPA365-Q1 Has Linear Offset Over the Entire Common-Mode Range**

## 7.4 Device Functional Modes

The OPAX365-Q1 family of devices is powered on when the supply is connected. The device can be operated as a single-supply operational amplifier or a dual-supply amplifier depending on the application.

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


### 8.1 Application Information

#### 8.1.1 Capacitive Loads

The OPA365-Q1 device may be used in applications where driving a capacitive load is required. As with all operational amplifiers, there may be specific instances where the OPA365-Q1 device can become unstable, leading to oscillation. The particular operational amplifier circuit configuration, layout, gain and output loading are some of the factors to consider when establishing whether an amplifier will be stable in operation. An operational amplifier in the unity-gain (1 V/V) buffer configuration and driving a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the operational amplifier output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading increases.

When operating in the unity-gain configuration, the OPA365-Q1 device remains stable with a pure capacitive load up to approximately 1 nF. The equivalent series resistance (ESR) of some very large capacitors ( $C_L > 1 \mu\text{F}$ ) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when observing the overshoot response of the amplifier at higher voltage gains. See [Figure 6-15](#).

One technique for increasing the capacitive load drive capability of the amplifier operating in unity gain is to insert a small resistor, typically  $10 \Omega$  to  $20 \Omega$ , in series with the output; see [Figure 8-1](#). This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. A possible problem with this technique is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing. The error contributed by the voltage divider may be insignificant. For instance, with a load resistance,  $R_L = 10 \text{ k}\Omega$ , and  $R_S = 20 \Omega$ , the gain error is only about 0.2%. However, when  $R_L$  is decreased to  $600 \Omega$ , which the OPA365-Q1 device is able to drive, the error increases to 7.5%.



**Figure 8-1. Improving Capacitive Load Drive**

### 8.1.2 Achieving an Output Level of Zero Volts (0 V)

Certain single-supply applications require the operational amplifier output to swing from 0 V to a positive full-scale voltage and have high accuracy. An example is an operational amplifier employed to drive a single-supply ADC having an input range from 0 V to 5 V. Rail-to-rail output amplifiers with very light output loading may achieve an output level within millivolts of 0 V (or  $+V_S$  at the high end), but not 0 V. Furthermore, the deviation from 0 V only becomes greater as the load current required increases. This increased deviation is a result of limitations of the CMOS output stage.

When a pull-down resistor is connected from the amplifier output to a negative voltage source, the OPA365-Q1 can achieve an output level of 0 V, and even a few millivolts below 0 V. Below this limit, nonlinearity and limiting conditions become evident. 图 8-2 illustrates a circuit using this technique.




图 8-2. Swing-to-Ground

A pull-down current of approximately 500  $\mu\text{A}$  is required when OPA365-Q1 is connected as a unity-gain buffer. A practical termination voltage ( $V_{\text{NEG}}$ ) is  $-5\text{ V}$ , but other convenient negative voltages also may be used. The pull-down resistor  $R_L$  is calculated from  $R_L = [(V_O - V_{\text{NEG}})/(500\ \mu\text{A})]$ . Using a minimum output voltage ( $V_O$ ) of 0 V,  $R_L = [0\text{ V} - (-5\text{ V})]/(500\ \mu\text{A}) = 10\ \text{k}\Omega$ . Keep in mind that lower termination voltages result in smaller pull-down resistors that load the output during positive output voltage excursions.

This technique does not work with all operational amplifier, and should only be applied to operational amplifiers, such as the OPA365-Q1, that have been specifically designed to operate in this manner. Also, operating the OPA365-Q1 output at 0 V changes the output stage operating conditions, resulting in somewhat lower open-loop gain and bandwidth. Keep these precautions in mind when driving a capacitive load because these conditions can affect circuit transient response and stability.

### 8.1.3 Active Filtering

The OPA365-Q1 device is well-suited for active filter applications requiring a wide bandwidth, fast slew rate, low-noise, and single-supply operational amplifier. 图 8-3 shows a 500 kHz, 2nd-order, low-pass filter utilizing the multiple-feedback (MFB) topology. The components have been selected to provide a maximally-flat Butterworth response. Beyond the cutoff frequency, roll-off is  $-40\ \text{dB/dec}$ . The Butterworth response is ideal for applications requiring predictable gain characteristics such as the anti-aliasing filter used ahead of an ADC.




图 8-3. Second-Order Butterworth 500-kHz Low-Pass Filter

One point to observe when considering the MFB filter is that the output is inverted, relative to the input. If this inversion is not required, or not desired, a noninverting output can be achieved through one of these options:

1. adding an inverting amplifier;
2. adding an additional 2nd-order MFB stage;
3. using a noninverting filter topology such as the Sallen-Key (shown in 图 8-4).

MFB and Sallen-Key, low-pass and high-pass filter synthesis is quickly accomplished using TI's FilterPro program. This software is available as a free download at [www.ti.com](http://www.ti.com).




图 8-4. Configured as a 3-Pole, 20 kHz, Sallen-Key Filter

#### 8.1.4 Driving an ADS7822-Q1 Analog-to-Digital Converter

The OPAx365-Q1 operational amplifiers are optimized for driving medium to high speed sampling A/D converters. The OPAx365-Q1 op amps buffer the A/D's input capacitance and resulting charge injection while providing signal gain. 图 8-5 shows the OPAx365-Q1 in a basic noninverting configuration driving the ADS7822-Q1. The ADS7822-Q1 is a 12-bit, micro-power sampling converter in the MSOP-8 package. When used with the low-power, miniature packages of the OPAx365-Q1, the combination is ideal for space-limited, low power applications. In this configuration, an RC network at the A/D's input can be used to filter charge injection.






图 8-5. Driving the ADS7822-Q1

### 8.1.5 Driving ADS1115-Q1 Analog-to-Digital Converter

Some applications such as multi-channels mid range radar need selection between channels. OPA2365-Q1 combined with ADS1115-Q1 fit very well for 2 channels radar selection. The circuit in 图 8-6 shows the same band pass filter but the components can be modified for different desired band pass.

The ADS1115-Q1 inputs are set as differential. the inputs accept up the  $\pm 2$  V. The OPA2365-Q1 flat gain is 100 so the input signal peak is 20 mV.




图 8-6. Driving the ADS1115-Q1

## 8.2 Typical Application

### 8.2.1 Fast Settling Peak Detector




图 8-7. Fast Settling Peak Detector Schematic

Some applications require peak signal measurement. High unity gain bandwidth, wide supply voltage range, rail-to-rail input and output, and very low input bias current make the OPA2365-Q1 device very suitable for a peak detector circuit.

#### 8.2.1.1 Design Requirements

Use the following design parameters for this application:

- Supply voltage: 2.2 V to 5 V
- Input signal: 0 V to 4.5 V
- Input signal frequency: 0 MHz to 1 MHz

#### 8.2.1.2 Detailed Design Procedure

The circuit in 图 8-7 detects the peak of an input signal and generates a DC output equal to the peak level  $V_{OUT} = V_{INpeak}$ . The capacitor C1 is charged through the SD1 diode and limiting resistor R1. The only discharging path for C1 is the OPA2365-Q1 very high input impedance. This allows the peak detection of low frequency and low-duty cycle signal.

#### 8.2.1.3 Application Curves



图 8-8. Supply Voltage 2.2 V, Peak Signal 1 V



图 8-9. Supply Voltage 5 V Peak Signal 4.5 V

## 8.2.2 Bandpass Filter 1.5 kHz to 160 kHz and 40-dB Flat Gain




图 8-10. Bandpass Filter 1.5 kHz to 160 kHz and 40-dB Flat Gain Schematic

### 8.2.2.1 Design Requirements

Use the following design parameters for this application:

- Supply voltage: 2.2 V to 5 V
- Input signal: 0 V to 25 mV
- Input signal frequency: 0 MHz to 1 MHz

### 8.2.2.2 Detailed Design Procedure

Some applications need bandpass filter – that is, radar or audio signal preprocessing. The cross over frequencies and flat gain can be adjusted by changing the resistors and capacitors value according to applications.

The circuit is designed for 5-V supply and 20-mV input signal. With a flat gain of 100 dB or 40 dB, the peak output signal is 2 V. The reference signal is at half way of 5 V, which is 2.5 V.

$$\text{The transfer function or gain} = \frac{V_{\text{out}}}{V_{\text{in}}} = - \frac{R_2 C_1 S}{(1 + R_1 C_1 S)(1 + R_2 C_2 S)} \quad (1)$$

$$\text{A zero at} = \frac{1}{2\pi R_2 C_1} = 14.2 \text{ Hz} \quad (2)$$

$$\text{A pole at} = \frac{1}{2\pi R_1 C_1} = 1.54 \text{ KHz} \quad (3)$$

$$\text{A pole at} = \frac{1}{2\pi R_2 C_2} = 156 \text{ KHz} \quad (4)$$



$$\text{Flat Gain of 100 or 40 dB between 1.54 kHz and 156 kHz} \quad (5)$$

$$20 \text{ dB/decade below 1.54 KHz} \quad (6)$$

$$- 20 \text{ dB/decade above 156 kHz} \quad (7)$$

$$\text{Bandpass between 1.54 kHz and 156 kHz} \quad (8)$$

### 8.2.2.3 Application Curves



## 9 Power Supply Recommendations

The OPAx365-Q1 family of devices is specified for operation from 2.2 V to 5.5 V ( $\pm 1.1$  V to  $\pm 2.75$  V); many specifications apply from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The [# 6.6](#) presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

### CAUTION

Supply voltages larger than 7 V can permanently damage the device (see [# 6.1](#)).

Place 0.1-  $\mu\text{F}$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, see [# 10.1](#).

## 10 Layout

### 10.1 Layout Guidelines

The OPA365-Q1 is a wideband amplifier. To realize the full operational performance of the device, good high-frequency printed-circuit-board (PCB) layout practices are required. Low-loss 0.1- $\mu$ F bypass capacitors must be connected between each supply pin and ground as close to the device as possible. The bypass capacitor traces should be designed for minimum inductance.

### 10.2 Layout Example





图 10-1. Layout Recommendation

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

Texas Instruments, [ADS1258 16-Channel, 24-Bit Analog-to-Digital Converter data sheet](#)

### 11.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2365AQDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	O2365Q	<a href="#">Samples</a>
OPA365AQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OTNQ	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2365AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA365AQDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2365AQDRQ1	SOIC	D	8	2500	356.0	356.0	35.0
OPA365AQDBVRQ1	SOT-23	DBV	5	3000	200.0	183.0	25.0



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

### NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
 EXPOSED METAL SHOWN  
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.




# PACKAGE OUTLINE

## DBV0005A

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

#### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024，德州仪器 (TI) 公司