

Technical documentation



Support & ക training



PCA9536

ZHCSQB9H - APRIL 2006 - REVISED MARCH 2022

PCA9536 具有配置寄存器的远程 4 位 I²C 和 SMBus I/O 扩展器

1 特性

- 采用德州仪器 (TI) NanoFree[™] 封装 •
- 1µA低待机电流消耗(最大值)
- I²C 至并行端口扩展器
- 工作电源电压范围为 2.3V 至 5.5V ٠
- 可耐受 5V 电压的 I/O 端口
- 400 kHz 快速 I²C 总线
- 输入和输出配置寄存器
- 极性反转寄存器
- 内部上电复位
- 加电时无干扰
- 加电时所有通道均被配置为输入
- SCL/SDA 输入端上的噪声滤波器
- 具有最大高电流驱动能力的锁存输出,适用于直接 驱动 LED
- 闩锁性能超过 100mA,符合 JESD 78 II 类规范
- ESD 保护性能超过 JESD 22 规范要求
 - 2000V 人体放电模型 (A114-A)
 - 200V 机器放电模型 (A115-A)
 - 1000V 充电器件模型 (C101)

2 应用

- 个人电子产品
 - 可穿戴设备
 - 手机
 - 游戏机
- 服务器
- 路由器

3 说明

这个用于两线双向总线 (I²C) 的 4 位扩展器设计为在 2.3V 至 5.5V V_{CC} 下运行。通过 I²C 接口 [串行时钟 (SCL),串行数据 (SDA)],它为大多数微控制器系列产 品提供通用远程 I/O 扩展。

PCA9536 包含 4 位配置 (输入或输出可选)、输入端 口、输出端口和极性反转(高电平有效或低电平有效) 寄存器。加电时, I/O 被配置为达到 V_{CC} 的弱上拉输 入。但是,系统控制器可以通过写入 I/O 配置位将 I/O 启用为输入或输出。如果没有从外部施加到 PCA9536 的信号,内部上拉电阻会导致电压电平为1或高电 平。每个输入或输出的数据均存储在相应的输入端口或 输出端口寄存器中。输入端口寄存器的极性可借助极性 反转寄存器进行转换,系统控制器会读取所有寄存器。

发生超时或其他不当操作时,系统控制器可通过使用上 电复位功能,将寄存器置于其默认状况并初始化 I²C/ SMBus 状态机来复位 PCA9536。

此器件的输出(已被锁存)具有可直接驱动 LED 的高 电流驱动能力,但可实现低电流消耗。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
PCA9536	SOIC (8)	4.90mm × 3.91mm
	VSSOP (8)	3.00mm × 3.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。






Table of Contents

1	特性1	
	应用1	
	说明1	
	Revision History2	
5	Pin Configuration and Functions	5
6	Specifications4	
	6.1 Absolute Maximum Ratings4	
	6.2 ESD Ratings 4	
	6.3 Recommended Operating Conditions4	
	6.4 Thermal Information4	
	6.5 Electrical Characteristics5	j
	6.6 I ² C Interface Timing Requirements6	
	6.7 Switching Characteristics6)
	6.8 Typical Characteristics7	· .
7	Parameter Measurement Information10)
8	Detailed Description12	
	8.1 Overview12	!
	8.2 Functional Block Diagram12	
	8.3 Feature Description13	5
	8.4 Device Functional Modes13	i

8.5 Programming	13
8.6 Register Maps	
9 Application Information Disclaimer	19
9.1 Application Information	19
9.2 Typical Application	19
10 Power Supply Recommendations	
10.1 Power-On Reset Errata	22
10.2 System Impact	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Documentation Support	
12.2 接收文档更新通知	
12.3 支持资源	
12.4 Trademarks	
12.5 Electrostatic Discharge Caution	
12.6 术语表	
13 Mechanical, Packaging, and Orderable	
Information	24


4 Revision History

Changes from Revision G (June 2014) to Revision H (March	2022) Page
• 将提到 I2C 的旧术语实例全部更改为控制器和目标。	1
• 删除了 DSBGA (YZP) 封装信息	1
• 向首页添加了简化版原理图	
· Removed packaging information from the Absolute Maximum	Ratings table 4
Added T _{stg} to the Absolute Maximum Ratings table	
Added the Thermal Information table	
Deleted V _{POR} from the Electrical Characteristics	5
Added V _{PORR} and V _{PORF} to the Electrical Characteristics	5
- Changed the I_{CC} stand by mode current max values for 5.5 V	from 1 to 1.8 µ A; 3.6 V from 0.9 to 1.2 µ A;
and 2.7 V from 0.8 to 1 μ A in the Electrical Characteristics	5
• Changed the $t_{vd(data)}$ and $t_{vd(ack)}$ MAX values from: 1 μ s to: 3	8.45 μ s in the <i>Standard Mode</i> timing6
- Changed the t_{icr},t_{ocf} , and t_{ocf} MIN values in the Fast Mode time	ning6
Added the Overview section	
Added the Device Functional Modes section	
Added Detailed Design Procedure section	
Added Application Curves section	21
Added the Layout section	

Cł	hanges from Revision F (September 2008) to Revision G (June 2014)	Page
•	Added Power-On Reset Errata section	22



5 Pin Configuration and Functions






表 5-1. Pin Functions

P	NIN	I/O	DESCRIPTION	
NO.	NAME		DESCRIPTION	
1	P0	I/O	P-port input-output. Push-pull design structure	
2	P1	I/O	ort input-output. Push-pull design structure	
3	P2	I/O	ort input-output. Push-pull design structure	
4	GND		und	
5	P3	I/O	P-port input-output. Push-pull design structure	
6	SCL	I/O	Serial clock bus. Connect to V_{CC} through a pullup resistor	
7	SDA	I/O	rial data bus. Connect to V_{CC} through a pullup resistor	
8	V _{CC}	_	Supply voltage	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) See (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		- 0.5	6	V
VI	Input voltage ⁽²⁾		- 0.5	6	V
Vo	Output voltage ⁽²⁾		- 0.5	6	V
I _{IK}	Input clamp current	V ₁ < 0		- 20	mA
I _{OK}	Output clamp current	V ₀ < 0		- 20	mA
I _{IOK}	Input/output clamp current	V_{O} < 0 or V_{O} > V_{CC}		±20	mA
I _{OL}	Continuous output low current	V _O = 0 to V _{CC}		50	mA
I _{OH}	Continuous output high current	$V_{O} = 0$ to V_{CC}		- 50	mA
	Continuous current through GND			- 200	mA
ICC	Continuous current through V _{CC}			160	
T _{stg}	Storage temperature		- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

			MIN	MAX	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	0	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	5.5	V
V	V _{IH} High-level input voltage	SCL, SDA	0.7 × V _{CC}	5.5	V
VН		P3 - P0	2	5.5	v
V	V _{IL} Low-level input voltage	SCL, SDA	- 0.5	$0.3 \times V_{CC}$	V
VIL		P3 - P0	- 0.5	0.8	v
I _{ОН}	High-level output current	P3 - P0		- 10	mA
I _{OL}	Low-level output current	P3 - P0		25	mA
T _A	Operating free-air temperature	·	- 40	85	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾ 8 PINS Junction-to-ambient thermal resistance 141.9 Junction-to-case (top) thermal resistance 82.6 Junction-to-board thermal resistance 85.3	DGK (VSSOP)	UNIT	
		8 PINS	8 PINS	UNIT
R _{0JA}	Junction-to-ambient thermal resistance	141.9	183.7	°C/W
R _{0 JC(top)}	Junction-to-case (top) thermal resistance	82.6	76.9	°C/W
R _{0 JB}	Junction-to-board thermal resistance	85.3	104.9	°C/W
ψJT	Junction-to-top characterization parameter	32.3	18.7	°C/W
ψ _{JB}	Junction-to-board characterization parameter	84.6	103.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IK}	Input diode clamp voltage	I _I = - 18 mA	2.3 V to 5.5 V	- 1.2		0	V	
/ _{PORR}	Power-on reset voltage, V _{CC} rising	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$			1.2	1.6	V	
/ _{PORF}	Power-on reset voltage, V _{CC} falling	V _I = V _{CC} or GND, I _O = 0		0.75	1		V	
			2.3 V	1.8				
			3 V	2.6				
		I _{OH} = -8 mA	4.5 V	4.1				
	P-port high-level		4.75 V	4.1			.,	
V _{ОН}	output voltage ⁽²⁾		2.3 V	1.7			V	
			3 V	2.5				
		$I_{OH} = -10 \text{ mA}$	4.5 V	4				
			4.75 V	4				
	SDA	V _{OL} = 0.4 V	2.3 V to 5.5 V	3	10			
			2.3 V	8	10			
I _{OL}			3 V	8	14			
	P-port ⁽³⁾	V _{OL} = 0.5 V	4.5 V	8	17			
			4.75 V	8	32		mA	
			2.3 V	10	13			
			3 V	10	19			
		V _{OL} = 0.7 V	4.5 V	10	24			
			4.75 V	10	44			
1	SCL, SDA	V _I = V _{CC} or GND	2.3 V to 5.5 V			±1	μA	
н	P-port	V _I = V _{CC}	2.3 V to 5.5 V			1	μA	
IL	P-port	V _I = GND	2.3 V to 5.5 V			- 100	μA	
			5.5 V		73	150		
		$V_{I} = V_{CC}$, $I_{O} = 0$, $I/O = inputs$, $f_{scI} = 400 \text{ kHz}$	3.6 V		9	50		
			2.7 V		7	30		
	Operating mode		5.5 V		14	25		
		$V_{I} = V_{CC}, I_{O} = 0,$ $I/O = inputs, f_{scl} = 100 \text{ kHz}$ 2.7 V		9	20			
			2.7 V		6	15		
CC			5.5 V		225	350	μA	
		V _I = GND, I _O = 0, I/O = inputs, f _{scl} = 0 kHz	3.6 V		175	250		
			2.7 V		125	200		
	Standby mode		5.5 V		0.25	1.8		
		$V_{I} = V_{CC}, I_{O} = 0,$ I/O = inputs, f _{scl} = 0 kHz	3.6 V		0.2	1.2		
			2.7 V		0.1	1		
A 1	Additional current in	One input at V _{CC} $-$ 0.6 V, Other inputs at V _{CC} or GND	2.3 V to 5.5 V			0.35	mA	
∆ I _{CC}	standby mode	Every LED I/O at V _I = 4.3 V, f_{scl} = 0 kHz	5.5 V			0.4	mA	
Ci	SCL	V _I = V _{CC} or GND	2.3 V to 5.5 V		4	5	pF	
<u>,</u>	SDA	VIO = VCC or GND	2.3 V to 5.5 V		5	6.5	'nĒ	
Cio	P-port		2.3 V 10 5.5 V		7.5	9.5	9.5 pF	

(1) All typical values are at nominal supply voltage (2.5-, 3.3-, or 5-V V_{CC}) and $T_A = 25^{\circ}C$. (2) The total current sourced by all I/Os must be limited to 85 mA.

(3) Each I/O must be limited externally to a maximum of 25 mA, and the P-port (P3 - P0) must be limited to a maximum current of 100 mA.



6.6 I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 🛽 7-1)

		MIN	MAX	UNIT
Standard	Mode		h	
f _{scl}	I ² C clock frequency	0	100	kHz
t _{sch}	I ² C clock high time	4		μ s
t _{scl}	I ² C clock low time	4.7		μs
t _{sp}	I ² C spike time		50	ns
t _{sds}	I ² C serial-data setup time	250		ns
t _{sdh}	I ² C serial-data hold time	0		ns
t _{icr}	I ² C input rise time		1000	ns
t _{icf}	I ² C input fall time		300	ns
t _{ocf}	I ² C output fall time, 10-pF to 400-pF bus		300	ns
t _{buf}	I ² C bus free time between Stop and Start	4.7		μs
t _{sts}	I ² C Start or repeated Start condition setup time	4.7		μs
t _{sth}	I ² C Start or repeated Start condition hold time	4		μ s
t _{sps}	I ² C Stop condition setup time	4		μ s
t _{vd(data)}	Valid data time, SCL low to SDA output valid		3.45	μs
t _{vd(ack)}	Valid data time of ACK condition, ACK signal from SCL low to SDA (out) low		3.45	μs
C _b	I ² C bus capacitive load		400	pF
Fast Mod	e		¹	
f _{scl}	I ² C clock frequency	0	400	kHz
t _{sch}	I ² C clock high time	0.6		μs
t _{scl}	I ² C clock low time	1.3		μs
t _{sp}	I ² C spike time		50	ns
t _{sds}	I ² C serial-data setup time	100		ns
t _{sdh}	I ² C serial-data hold time	0		ns
t _{icr}	I ² C input rise time	20 ⁽¹⁾	300	ns
t _{icf}	I ² C input fall time	20x(Vdd/5.5V) (1)	300	ns
t _{ocf}	I ² C output fall time, 10-pF to 400-pF bus	20x(Vdd/5.5V) (1)	300	ns
buf	I ² C bus free time between Stop and Start	1.3		μs
sts	I ² C Start or repeated Start condition setup time	0.6		μs
t _{sth}	I ² C Start or repeated Start condition hold time	0.6		μ s
t _{sps}	I ² C Stop condition setup time	0.6		μ s
t _{vd(data)}	Valid data time, SCL low to SDA output valid		0.9	μ s
t _{vd(ack)}	Valid data time of ACK condition, ACK signal from SCL low to SDA (out) low		0.9	μ s
Cb	I ² C bus capacitive load		400	pF

(1) C_b = Total capacitive load of one bus in pF

6.7 Switching Characteristics


over recommended operating free-air temperature range (unless otherwise noted) (see 图 7-2)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
STANE	DARD MODE and FAST MODE					
t _{pv}	Output data valid	SCL	P3 - P0		200	ns
t _{ps}	Input data setup time	P-port	SCL	100		ns
t _{ph}	Input data hold time	P-port	SCL	1		μs



6.8 Typical Characteristics


T_A = 25°C (unless otherwise noted)





6.8 Typical Characteristics (continued)


T_A = 25°C (unless otherwise noted)






6.8 Typical Characteristics (continued)

 $T_A = 25^{\circ}C$ (unless otherwise noted)






7 Parameter Measurement Information



SDA LOAD CONFIGURATION




A. C_L include probe and jig capacitance.

B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r/t_f \leq 30 ns.


C. All parameters and waveforms are not applicable to all devices.

图 7-1. I²C Interface Load Circuit and Voltage Waveforms






P-PORT LOAD CONFIGURATION



WRITE MODE (R/W = 0)



READ MODE (R/W = 1)

- A. C_L include probe and jig capacitance.
- B. t_{pv} is measured from 0.7 × V_{CC} on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r/t_f \leq 30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

图 7-2. P-Port Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The PCA9536 device is a 4-bit I/O expander for the I^2C bus and is designed for 1.65-V to 5.5-V V_{CC} operation. It provides general-purpose remote I/O expansion for most microcontroller families through the I^2C interface.

The PCA9536 consists of a configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active-high or active-low operation) registers. At power-on, the I/Os are configured as inputs. The system controller enables the I/Os as either inputs or outputs by writing to the I/O configuration register bits. The data for each input or output is kept in the corresponding input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register and the system controller reads all registers.

The device outputs (latched) have high-current drive capability for directly driving LEDs.

8.2 Functional Block Diagram




图 8-1. Logic Diagram






图 8-2. Simplified Schematic Of P0 To P3

8.3 Feature Description

8.3.1 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 (in [8] 8-2) are off, creating a high-impedance input with a weak pullup (100 k Ω typical) to V_{CC}. The input voltage may be raised above V_{CC} to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either V_{CC} or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

8.4 Device Functional Modes

8.4.1 Power-On Reset

When power (from 0 V) is applied to V_{CC} , an internal power-on reset holds the PCA9536 in a reset condition until V_{CC} has reached V_{POR} . At that time, the reset condition is released and the PCA9536 registers and I²C/SMBus state machine initialize to their default states. After that, V_{CC} must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle.

Refer to the $\frac{10.1}{10.1}$ section.

8.4.2 Powered-Up

When power has been applied to V_{CC} above V_{PORR} , and the POR has taken place, the device is in a functioning mode. In this state, the device is ready to accept any incoming I²C requests and monitors for changes on the input ports.

8.5 Programming

8.5.1 I²C Interface

The bidirectional I²C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

 I^2C communication with this device is initiated by a controller sending a Start condition, which is a high-to-low transition on the SDA input and output while the SCL input is high (see \mathbb{E} 8-3). After the Start condition, the device address byte is sent, most-significant bit (MSB) first, including the data direction bit (R/ \mathbb{W}).



After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input and output during the high of the ACK-related clock pulse.

On the I^2C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see 8 8-4).

A Stop condition, a low-to-high transition on the SDA input and output while the SCL input is high, is sent by the controller (see 8 8-3).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see 8 8-5). When a target receiver is addressed, it must generate an ACK after each byte is received. Similarly, the controller must generate an ACK after each byte that it receives from the target transmitter. Setup and hold times must be met to ensure proper operation.

A controller receiver signals an end of data to the target transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the target. This is done by the controller receiver, by holding the SDA line high. In this event, the transmitter must release the data line to enable the controller to generate a Stop condition.




图 8-3. Definition of Start and Stop Conditions





图 8-4. Bit Transfer







8.6 Register Maps

表 8-1 shows the PCA9536 interface definition.

表 8-1. Interface Definition

BYTE		BIT												
	7 (MSB)	6	5	4	3	2	1	0 (LSB)						
I ² C target address	Н	L	L	L	L	L	Н	R/ W						
Px I/O data bus	Does r	not affect opera	tion of the PCA	9536	P3	P2	P1	P0						
	P7	P6	P5	P4	г Э	ГZ	ΓI	FU						

8.6.1 Device Address

8-6 shows the address byte of the PCA9536.




图 8-6. PCA9536 Address

The target address equates to 65 (decimal) and 41 (hexadecimal).

The last bit of the target address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

8.6.2 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus controller sends a command byte that is stored in the control register in the PCA9536. Two bits of this data byte state the operation (read or write) and



the internal register (Input, Output, Polarity Inversion, or Configuration) that will be affected. This register can be written or read through the l^2C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the addressed register is continuosly accessed by reads until a new command byte is sent.

图 8-7 shows the PCA9536 control register bits and $\frac{1}{8}$ 8-2 shows the command byte.

0	0	0	0	0	0	B1	B0
---	---	---	---	---	---	----	----

图 8-7. Control Register Bits

CONTROL RE	EGISTER BITS	COMMAND BYTE	DECISTED	PROTOCOL	POWER-UP
B1	B0	(HEX)	REGISTER	PROTOCOL	DEFAULT
0	0	0×00	Input Port	Read byte	1111 XXXX
0	1	0×01	Output Port	Read/write byte	1111 1111
1	0	0×02	Polarity Inversion	Read/write byte	0000 0000
1	1	0×03	Configuration	Read/write byte	1111 1111

表 8-2. Command Byte

8.6.3 Register Descriptions

The Input Port register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level. See $\frac{1}{8}$ 8-3.

Before a read operation, a write transmission is sent with the command byte to instruct the I²C device that the Input Port register will be accessed next.

	A C	J-J. Key		iiput FO	it Keyis			
BIT	17	16	15	14	13	12	11	10
DIT		Not I	Jsed		15	12		10
DEFAULT	1	1	1	1	Х	х	Х	Х

表 8-3. Register 0 (Input Port Register)

The Output Port register (register 1) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. The bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value. See $\frac{1}{5}$ 8-4.

	20	i.cgi.		utput i	on nogi			
BIT	07	O6	O5	O4	O3	O2	01	00
		Not I	Jsed			02		00
DEFAULT	1	1	1	1	1	1	1	1

表 8-4. Register 1 (Output Port Register)

The Polarity Inversion register (register 2) allows polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained. See $\frac{1}{5}$ 8-5.

BIT	N7	N6	N5	N4	N3	N2	N1	NO					
DI		Not l	Jsed			INZ.							
DEFAULT	0	0	0	0	0	0	0	0					

表 8-5. Register 2 (Polarity Inversion Register)

The Configuration register (register 3) configures the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output. See $\frac{1}{8}$ 8-6.

	~~~~			gara	lion rog			
BIT	C7	C6	C5	C4	C3	<u></u>	C1	C0
		Not I	Jsed		03	02		
DEFAULT	1	1	1	1	1	1	1	1

#### 表 8-6. Register 3 (Configuration Register)

#### 8.6.4 Bus Transactions

Data is exchanged between the controller and PCA9536 through write and read commands.

#### 8.6.4.1 Writes

Data is transmitted to the PCA9536 by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see  $\mathbb{8}$  8-6 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission (see  $\mathbb{8}$  8-8 and  $\mathbb{8}$  8-9).





图 8-8. Write to Output Port Register






#### 8.6.4.2 Reads

The bus controller first must send the PCA9536 address with the LSB set to a logic 0 (see 😤 8-6 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9536 (see 🕅 8-10 and 🕅 8-11). After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus controller must not acknowledge the data.

PCA9536 ZHCSQB9H - APRIL 2006 - REVISED MARCH 2022





- A. This figure assumes that the command byte previously has been programmed with 00h.
- B. Transfer of data can be stopped at any moment by a Stop condition.
- C. This figure eliminates the command byte transfer, a restart, and the target address call between the initial target address call and actual data transfer from the P-port (see 🛽 8-10).

#### 图 8-11. Read Input Port Register



#### **9** Application Information Disclaimer


备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 9.1 Application Information

#### 9.2 Typical Application

图 9-1 shows an application in which the PCA9536 can be used.



A. Device address is 10000001.

- B. P0, P2, and P3 are configured as outputs.
- C. P1 is configured as an input.



#### 9.2.1 Design Requirements

#### 9.2.1.1 Minimizing I_{CC} When I/Os Control LEDs

When the I/Os are used to control LEDs, they are normally connected to  $V_{CC}$  through a resistor as shown in 9-1. The LED acts as a diode so, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The supply current,  $I_{CC}$ , increases as  $V_{IN}$  becomes lower than  $V_{CC}$  and is specified as  $\Delta I_{CC}$  in *Electrical Characteristics*.

Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to  $V_{CC}$  when the LED is off. (2) 9-2 shows a high-value resistor in parallel with the LED. (2) 9-3 shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{IN}$  at or above  $V_{CC}$  and prevent additional supply-current consumption when the LED is off.






图 9-2. High-Value Resistor in Parallel with the LED




图 9-3. Device Supplied by a Lower Voltage

#### 9.2.2 Detailed Design Procedure

The pull-up resistors, R_P, for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all targets on the I²C bus. The minimum pull-up resistance is a function of V_{CC}, V_{OL.(max)}, and I_{OL} as shown in  $\overline{\beta}$ 程式 1:

$$\mathsf{R}_{\mathsf{p}(\mathsf{min})} = \frac{\mathsf{V}_{\mathsf{CC}} - \mathsf{V}_{\mathsf{OL}(\mathsf{max})}}{\mathsf{I}_{\mathsf{OL}}} \tag{1}$$


The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_b$  as shown in 522:

$$\mathsf{R}_{\mathsf{p}(\mathsf{max})} = \frac{\mathsf{t}_{\mathsf{r}}}{0.8473 \times \mathsf{C}_{\mathsf{b}}} \tag{2}$$

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the PCA9536, C_i for SCL or C_{io} for SDA, the capacitance of wires, connections or traces, and the capacitance of additional targets on the bus.



#### 9.2.3 Application Curves





### 10 Power Supply Recommendations 10.1 Power-On Reset Errata

POWER-ON RESET CYCLEVCC $T_{OFF}$  is the time that the VCC pin<br/>stays at 0 VVPOR $T_{RISE}$  is the time for the VCC pin<br/>to go from 0 V to original VCC<br/>value0 V $T_{OFF}$ T_{OFF} $T_{RISE}$ T_OFFTRISETOFF > 100ms and T_{RISE} < 10ms</td>

A power-on reset condition can be missed if the VCC ramps are outside specification listed in 图 10-1.

图 10-1. Power-On Reset Cycle

#### **10.2 System Impact**

If ramp conditions are outside timing allowances above, POR condition can be missed, causing the device to lock up.



### 11 Layout

#### **11.1 Layout Guidelines**

For printed circuit board (PCB) layout of the PCA9536, common PCB layout practices must be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I²C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors must be placed as close to the PCA9536 as possible.

For the layout example provided, it would be possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power (VCC) and ground (GND). However, a 4-layer board is preferable for boards with higher density signal routing. On a 4-layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to VCC or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated.

#### 11.2 Layout Example




图 11-1. Layout Example (DGK)



### **12 Device and Documentation Support**

#### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation see the following:

- I2C Bus Pull-Up Resistor Calculation
- Maximum Clock Frequency of I2C Bus Using Repeaters
- Introduction to Logic
- Understanding the I2C Bus
- Choosing the Correct I2C Device for New Designs

#### 12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.3 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 12.4 Trademarks

NanoFree[™] and TI E2E[™] are trademarks of Texas Instruments. 所有商标均为其各自所有者的财产。

#### **12.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
PCA9536D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	PD536	
PCA9536DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(7CF, 7CL)	Samples
PCA9536DGKRG4	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(7CF, 7CL)	Samples
PCA9536DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD536	Samples
PCA9536DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD536	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	Il dimensions are nominal												
	Device	0	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
Γ	PCA9536DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
	PCA9536DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

22-Jul-2023



*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9536DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
PCA9536DR	SOIC	D	8	2500	356.0	356.0	35.0

## D0008A



## **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



## D0008A

## **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

## **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## **DGK0008A**



## **PACKAGE OUTLINE**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



## DGK0008A

## **EXAMPLE BOARD LAYOUT**

## [™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



## DGK0008A

## **EXAMPLE STENCIL DESIGN**

# [™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司