www.ti.com

SLFS023G-APRIL 1978-REVISED JUNE 2006


FEATURES

- Two Precision Timing Circuits Per Package
- Astable or Monostable Operation
- TTL-Compatible Output Can Sink or Source up to 150 mA
- Active Pullup or Pulldown
- Designed to Be Interchangeable With Signetics NE556, SA556, and SE556

APPLICATIONS

- Precision Timers From Microseconds to Hours
- Pulse-Shaping Circuits
- Missing-Pulse Detectors
- Tone-Burst Generators
- Pulse-Width Modulators
- Pulse-Position Modulators
- Sequential Timers
- Pulse Generators
- Frequency Dividers
- Application Timers
- Industrial Controls
- Touch-Tone Encoders

NA556...D OR N PACKAGE NE556...D, N, OR NS PACKAGE SA556...D OR N PACKAGE SE556...J PACKAGE (TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

These devices provide two independent timing circuits of the NA555, NE555, SA555, or SE555 type in each package. These circuits can be operated in the astable or the monostable mode with external resistor-capacitor (RC) timing control. The basic timing provided by the RC time constant can be controlled actively by modulating the bias of the control-voltage input.

The threshold (THRES) and trigger (TRIG) levels normally are two-thirds and one-third, respectively, of V_{CC} . These levels can be altered by using the control voltage (CONT) terminal. When the trigger input falls below trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset, and the output is low. The reset (RESET) input can override all other inputs and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset and the output goes low. When the output is low, a low-impedance path is provided between the discharge (DISCH) terminal and ground (GND).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

T _A	V _T (MAX) V _{CC} = 15 V	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
		PDIP – N	Tube of 25	NE556N	NE556N
0°C to 70°C	11.2 V	SOIC - D	Tube of 50	NE556D	NE556
	11.2 V	30IC - D	Reel of 2500	NE556DR	INESSO
		SOP - NS	Reel of 2000	NE556NSR	NE556
-40°C to 85°C	11.2 V	PDIP – N	Tube of 25	SA556N	SA556N
		PDIP – N	Tube of 25	NA556N	NA556N
-40°C to 105°C	11.2 V	SOIC - D	Tube of 50	NA556D	NA556
		30IC - D	Reel of 2500	NA556DR	INASSO
–55°C to 125°C	10.6 V	CDIP – J	Tube of 25	SE556J	SE556J
-55 C to 125°C	10.6 V	CDIF – J	Tube Of 25	SE556JB	SE556JB


⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each timer)

RESET	TRIGGER VOLTAGE ⁽¹⁾	THRESHOLD VOLTAGE ⁽¹⁾	ОИТРИТ	DISCHARGE SWITCH
Low	Irrelevant	Irrelevant	Low	On
High	<1/3 V _{DD}	Irrelevant	High	Off
High	>1/3 V _{DD}	>2/3 V _{DD}	Low	On
High	>1/3 V _{DD}	<2/3 V _{DD}	As previou	sly established

(1) Voltage levels shown are nominal.

FUNCTIONAL BLOCK DIAGRAM, EACH TIMER



RESET can override TRIG, which can override THRES.



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾			18	V
VI	Input voltage	CONT, RESET, THRES, and TRIG		V _{CC}	V
Io	Output current			±225	mA
		D package		86	
θ_{JA}	Package thermal impedance (3)(4)	N package		80	°C/W
		NS package		76	
θ_{JC}	Package thermal impedance (5)(6)	J package		15.05	°C/W
TJ	Operating virtual junction temperature			150	°C
	Lead temperature 1,6 mm (1/16 in) from case for 60 s	J package		300	°C
	Lead temperature 1,6 mm (1/16 in) from case for 10 s	D, N, or NS package		260	°C
T _{stg}	Storage temperature range		-65	150	°C

- Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values are with respect to network ground terminal. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7.
- Maximum power dissipation is a function of $T_J(max)$, θ_{JC} , and T_C . The maximum allowable power dissipation at any allowable case temperature is $P_D = (T_J(max) T_C)/\theta_{JC}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- The package thermal impedance is calculated in accordance with MIL-STD-883.

Recommended Operating Conditions

			MIN	MAX	UNIT
1/	Cupply valtage	NA556, NE556, SA556	4.5	16	
V_{CC}	Supply voltage	SE556	4.5	18	V
VI	Input voltage	CONT, RESET, THRES, and TRIG		V _{CC}	V
Io	Output current			±200	mA
		NA556	-40	105	
т	Operating free air temperature	NE556	0	70	°C
IA	Operating free-air temperature	SA556	-40	85	٠.
		SE556	-55	125	



Electrical Characteristics

 $V_{\rm CC}$ = 5 V to 15 V, $T_{\rm A}$ = 25°C (unless otherwise noted)

PARAMETER		TEST		NA556 NE556 SA556			UNIT						
				MIN	TYP	MAX	MIN	TYP	MAX				
. ,	Threshold voltage	V _{CC} = 15 V		8.8	10	11.2	9.4	10	10.6				
V_T	level	V _{CC} = 5 V		2.4	3.3	4.2	2.7	3.3	4	V			
I _T	Threshold current ⁽¹⁾				30	250		30	250	nA			
		\/ 4E\/		4.5	5	5.6	4.8	5	5.2				
V	Trigger veltage level	$V_{CC} = 15 \text{ V}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$				3		6	V			
V_{TRIG}	Trigger voltage level	\/ _ F \/		1.1	1.67	2.2	1.45	1.67	1.9	V			
		$V_{CC} = 5 V$	$T_A = -55^{\circ}C$ to $125^{\circ}C$						1.9				
I_{TRIG}	Trigger current	TRIG at 0 V			0.5	2		0.5	0.9	μΑ			
V	Poset veltage level			0.3	0.7	1	0.3	0.7	1	V			
V _{RESET}	Reset voltage level	$T_A = -55^{\circ}C \text{ to } 12^{\circ}$	25°C						1.1	V			
	Reset current	RESET at V _{CC}			0.1	0.4		0.1	0.4	mΛ			
I _{RESET}	Neset Current	RESET at 0 V			-0.4	1.5		-0.4	-1	mA			
I _{DISCH}	Discharge switch off-state current				20	100		20	100	nA			
		V - 15 V		9	10	11	9.6	10	10.4				
V _{CONT} Control voltage (open circuit)	V _{CC} = 15 V	$T_A = -55^{\circ}C$ to 125°C				9.6		10.4	V				
	\/ _ F \/		2.6	3.3	4	2.9	3.3	3.8	V				
	$V_{CC} = 5 V$	$T_A = -55^{\circ}C$ to $125^{\circ}C$				2.9		3.8					
	V _{CC} = 15 V,			0.1	0.25		0.1	0.15					
		$I_{OL} = 10 \text{ mA}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$						0.2				
		V _{CC} = 15 V,			0.4	0.75		0.4	0.5				
		$I_{OL} = 50 \text{ mA}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$						1				
		V _{CC} = 15 V,			2	2.5		2	2.2				
V_{OL}	Low-level	$I_{OL} = 100 \text{ mA}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$						2.7	V			
· OL	output voltage	V_{CC} = 15 V, I_{OL}	= 200 mA		2.5			2.5		•			
		$V_{CC} = 5 \text{ V},$ $I_{OL} = 3.5 \text{ mA}$	$T_A = -55^{\circ}C$ to 125°C						0.35				
		$V_{CC} = 5 V$,			0.1	0.25		0.1	0.15				
		$I_{OL} = 5 \text{ mA}$	$T_A = -55^{\circ}C$ to $125^{\circ}C$						8.0				
		$V_{CC} = 5 \text{ V}, I_{OL} =$	8 mA		0.15	0.3		0.15	0.25				
		$V_{CC} = 15 \text{ V},$		12.75	13.3		13	13.3					
		$I_{OH} = -100 \text{ mA}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$				12						
V_{OH}	High-level output voltage	V_{CC} = 15 V, I_{OH}	= –200 mA		12.5			12.5		V			
	output voltage	V _{CC} = 5 V,		2.75	3.3		3	3.3	-				
		$I_{OH} = -100 \text{ mA}$	$T_A = -55^{\circ}C$ to $125^{\circ}C$				2						
		Output low,	V _{CC} = 15 V		20	30		20	24				
1	Supply ourrent	- I	V _{CC} = 5 V		6	12		6	10	mA			
I _{CC}	0	Output high,	V _{CC} = 15 V		18	26		18	20				
			V _{CC} = 5 V		4	10		4	8				

⁽¹⁾ This parameter influences the maximum value of the timing resistors R and R_B in the circuit of Figure 1. For example, when V_{CC} = 5 V, the maximum value is R = R_A + R_B \approx 3.4 M Ω , and for V_{CC} = 15 V, the maximum value is \approx 10 M Ω .



Operating Characteristics


 $V_{CC} = 5 \text{ V} \text{ and } 15 \text{ V}$

PARAMETER		TEST CONDITIONS ⁽¹⁾	NA556 NE556 SA556			SE556			UNIT	
			MIN	MIN TYP MAX		MIN	MIN TYP M			
Initial error of timing interval (2)	Each timer, monostable ⁽³⁾			1	3		0.5	1.5 ⁽⁴⁾		
	Each timer, astable ⁽⁵⁾	T _A = 25°C		2.25%			1.5%			
	Timer 1 – Timer 2			±1			±0.5			
Temperature	Each timer, monostable ⁽³⁾			50			30	100(4)		
coefficient of timing interval	Each timer, astable (5)	$T_A = MIN \text{ to } MAX$		150			90		ppm/°C	
morvai	Timer 1 – Timer 2			±10			±10			
Supply voltage	Each timer, monostable ⁽³⁾			0.1	0.5		0.05	0.2(4)		
sensitivity of timing interval	Each timer, astable (5)	T _A = 25°C		0.3			0.15		%/V	
into var	Timer 1 – Timer 2			±0.2			±0.1			
Output-pulse rise time)	$C_L = 15 \text{ pF},$ $T_A = 25^{\circ}\text{C}$		100	300		100	200(4)	ns	
Output-pulse fall time		$C_L = 15 \text{ pF},$ $T_A = 25^{\circ}\text{C}$		100	300		100	200(4)	ns	

- (1) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
- (2) Timing-interval error is defined as the difference between the measured value and the average value of a random sample from each process run.
- (3) Values specified are for a device in a monostable circuit similar to Figure 2, with the following component values: $R_A = 2 \text{ k}\Omega$ to 100 k Ω , $C = 0.1 \,\mu\text{F}$.
- (4) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (5) Values specified are for a device in an astable circuit similar to Figure 1, with the following component values: R_A = 1 kΩ to 100 kΩ, C = 0.1 μF.



APPLICATION INFORMATION



NOTE A: Bypassing the control-voltage input to ground with a capacitor might improve operation. This should be evaluated for individual applications.

Figure 1. Circuit for Astable Operation




Figure 2. Circuit for Monostable Operation



www.ti.com 10-Nov-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/10902BCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510 /10902BCA	Samples
NA556D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 105	NA556	
NA556DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	NA556	Samples
NA556N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 105	NA556N	Samples
NE556D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	NE556	
NE556DBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	N556	Samples
NE556DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	NE556	Samples
NE556N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	NE556N	Samples
NE556NSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	NE556	Samples
SA556N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SA556N	Samples
SE556J	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SE556J	Samples
SE556JB	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SE556JB	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2024

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
NA556DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
NE556DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
NE556DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
NE556NSR	so	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com 25-Sep-2024



*All dimensions are nominal

7 til dilliolololo di o liolilida							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
NA556DR	SOIC	D	14	2500	356.0	356.0	35.0
NE556DBR	SSOP	DB	14	2000	356.0	356.0	35.0
NE556DR	SOIC	D	14	2500	356.0	356.0	35.0
NE556NSR	SO	NS	14	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
NA556N	N	PDIP	14	25	506	13.97	11230	4.32
NA556N	N	PDIP	14	25	506	13.97	11230	4.32
NE556N	N	PDIP	14	25	506	13.97	11230	4.32
NE556N	N	PDIP	14	25	506	13.97	11230	4.32
SA556N	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated