
SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCBS182I - FEBRUARY 1997 - REVISED NOVEMBER 2002

- Typical V_{OLP} (Output Ground Bounce)
 <1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- I_{off} and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 200 V Machine Model (A115 A)
 - 200-V Machine Model (A115-A)



description/ordering information

The 'ABT125 quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

| T _A | PACK | AGE [†] | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------|------------------|--------------------------|---------------------|
| | PDIP – N | Tube | SN74ABT125N | SN74ABT125N |
| | QFN – RGY | Tape and reel | SN74ABT125RGYR | AB125 |
| | | Tube | SN74ABT125D | |
| –40°C to 85°C | SOIC – D | Tape and reel | SN74ABT125DR | ABT125 |
| | SOP – NS | Tape and reel | SN74ABT125NSR | ABT125 |
| | SSOP – DB | Tape and reel | SN74ABT125DBR | AB125 |
| | TSSOP – PW | Tape and reel | SN74ABT125PWR | AB125 |
| | CDIP – J | Tube | SNJ54ABT125J | SNJ54ABT125J |
| –55°C to 125°C | CFP – W | Tube | SNJ54ABT125W | SNJ54ABT125W |
| | LCCC – FK | Tube | SNJ54ABT125FK | SNJ54ABT125FK |

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




 $Copyright @ 2002, \ Texas \ Instruments \ Incorporated \\ On products \ compliant to \ MIL-PRF-38535, all parameters are tested \\ unless \ otherwise \ noted. \ On \ all \ other \ products, \ production \\ processing \ does \ not \ necessarily \ include \ testing \ of \ all \ parameters. \$

SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCBS182I - FEBRUARY 1997 - REVISED NOVEMBER 2002

| FUNCTION TABLE (each buffer) | | | | | | | | | | | |
|---------------------------------|---------------|---|--|--|--|--|--|--|--|--|--|
| INP | INPUTS OUTPUT | | | | | | | | | | |
| OE | Α | Y | | | | | | | | | |
| L | Н | Н | | | | | | | | | |
| L | L | L | | | | | | | | | |
| Н | Х | Z | | | | | | | | | |

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, NS, PW, RGY, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) | |
|-------------------------------------------------------------------------------------------|--------|
| Voltage range applied to any output in the high or power-off state, Vo | |
| Current into any output in the low state, Io: SN54ABT125 | |
| SN74ABT125 | |
| Input clamp current, I _{IK} (V _I < 0) | |
| Output clamp current, I _{OK} (V _O < 0) | |
| Package thermal impedance, θ _{JA} (see Note 2): D package | |
| (see Note 2): DB package | |
| (see Note 2): N package | 80°C/W |
| (see Note 2): NS package | |
| (see Note 2): PW package | |
| (see Note 3): RGY package | 47°C/W |
| Storage temperature range, T _{stg} | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

3. The package thermal impedance is calculated in accordance with JESD 51-5.



SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCBS182I – FEBRUARY 1997 – REVISED NOVEMBER 2002

recommended operating conditions (see Note 4)

| | | SN54A | BT125 | SN74A | BT125 | |
|----------------------------|------------------------------------|-------|----------|-------|----------|------|
| | | MIN | MAX | MIN | MAX | UNIT |
| V _{CC} | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| V _{IH} | High-level input voltage | 2 | | 2 | | V |
| V _{IL} | Low-level input voltage | | 0.8 | | 0.8 | V |
| VI | Input voltage | 0 | V_{CC} | 0 | V_{CC} | V |
| I _{OH} | High-level output current | | -24 | | -32 | mA |
| I _{OL} | Low-level output current | | 48 | | 64 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | | 10 | | 10 | ns/V |
| $\Delta t / \Delta V_{CC}$ | Power-up ramp rate | 200 | | 200 | | μs/V |
| T _A | Operating free-air temperature | -55 | 125 | -40 | 85 | °C |

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCBS182I - FEBRUARY 1997 - REVISED NOVEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | | | ٦ | Γ _A = 25°C | ; | SN54A | BT125 | SN74A | BT125 | |
|----------------------|------------------|--------------------------------------------------------------|----------------------------------------------------------|-----|-----------------------|-------------------|-------|-------|-------|-------|------|
| PARA | METER | TEST CO | NDITIONS | MIN | TYP [†] | MAX | MIN | MAX | MIN | MAX | UNIT |
| V _{IK} | | V _{CC} = 4.5 V, | I _I = -18 mA | | | -1.2 | | -1.2 | | -1.2 | V |
| | | V _{CC} = 4.5 V, | I _{OH} = -3 mA | 2.5 | | | 2.5 | | 2.5 | | |
| V | | $V_{CC} = 5 V,$ | I _{OH} = -3 mA | 3 | | | 3 | | 3 | | V |
| V _{OH} | | | I _{OH} = -24 mA | 2 | | | 2 | | | | V |
| | $V_{CC} = 4.5 V$ | | I _{OH} = -32 mA | 2* | | | | | 2 | | |
| | | N 45.1 | I _{OL} = 48 mA | | | 0.55 | | 0.55 | | | v |
| V _{OL} | | V _{CC} = 4.5 V | I _{OL} = 64 mA | | | 0.55* | | | | 0.55 | v |
| V _{hys} | | | | | 100 | | | | | | mV |
| lj | | $V_{CC} = 0$ to 5.5 V, | $V_I = V_{CC}$ or GND | | | ±1 | | ±1 | | ±1 | μA |
| I _{OZPU} | | $V_{CC} = 0$ to 2.1 V, $V_{O} = 0$ | 0.5 V to 2.7 V, OE = X | | | ±50 | | ±50 | | ±50 | μA |
| I _{OZPD} | | V_{CC} = 2.1 V to 0, V_{O} = | 0.5 V to 2.7 V, OE = X | | | ±50 | | ±50 | | ±50 | μA |
| I _{OZH} | | $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ | $V_{O} = 2.7 \text{ V}, \ \overline{OE} \ge 2 \text{ V}$ | | | 10 | | 10 | | 10 | μA |
| I _{OZL} | | $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ | $V_{O} = 0.5 \text{ V}, \ \overline{OE} \ge 2 \text{ V}$ | | | -10 | | -10 | | -10 | μA |
| I _{off} | | V _{CC} = 0, | $V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$ | | | ±100 | | | | ±100 | μA |
| I _{CEX} | | V _{CC} = 5.5 V, V _O = 5.5 V | Outputs high | | | 50 | | 50 | | 50 | μA |
| lo‡ | | V _{CC} = 5.5 V, | V _O = 2.5 V | -50 | -100 | -200 [§] | -50 | -200§ | -50 | -200§ | mA |
| | | V _{CC} = 5.5 V, | Outputs high | | 1 | 250 | | 250 | | 250 | μA |
| I _{CC} | | $l_0 = 0,$ | Outputs low | | 24 | 30 | | 30 | | 30 | mA |
| | | $V_{I} = V_{CC}$ or GND | Outputs disabled | | 0.5 | 250 | | 250 | | 250 | μA |
| | Data | V _{CC} = 5.5 V, One input at 3.4 V, | Outputs enabled | | | 1.5 | | 1.5 | | 1.5 | |
| ΔI_{CC}^{\P} | inputs | Other inputs at V_{CC} or GND | Outputs disabled | | | 0.05 | | 0.05 | | 0.05 | mA |
| | Control inputs | V_{CC} = 5.5 V, One input Other inputs at V_{CC} or 0 | | | | 1.5 | | 1.5 | | 1.5 | |
| Ci | | V _I = 2.5 V or 0.5 V | | | 3 | | | | | | pF |
| Co | | V _O = 2.5 V or 0.5 V | | | 7 | | | | | | pF |

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5$ V.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This limit may vary among suppliers.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.



SN54ABT125, SN74ABT125 **QUADRUPLE BUS BUFFER GATES** WITH 3-STATE OUTPUTS SCBS182I – FEBRUARY 1997 – REVISED NOVEMBER 2002

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


| PARAMETER | FROM | TO | V _{CC} = 5 V, T _A = 25°C | | | SN54A | BT125 | SN74A | UNIT | |
|--------------------|---------|----------|-------------------------------------------------|-----|-----|-------|-------|-------|------|----|
| | (INPUT) | (OUTPUT) | MIN | ТҮР | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} † | • | V | 1 | 3.2 | 4.6 | 1 | 6 | 1 | 4.9 | |
| t _{PHL} † | A | Ŷ | 1 | 2.5 | 4.6 | 1 | 6.2 | 1 | 4.9 | ns |
| t _{PZH} † | 25 | Y | 1 | 3.6 | 5 | 1 | 6 | 1 | 5.9 | |
| t _{PZL} † | ŌĒ | | 1 | 2.5 | 6.2 | 1 | 7.5 | 1 | 6.8 | ns |
| t _{PHZ} | | Y | 1 | 3.8 | 5.4 | 1 | 6.3 | 1 | 6.2 | |
| t _{PLZ} † | ŌĒ | | 1 | 3.3 | 5.3 | 1 | 6.5 | 1 | 6.2 | ns |

[†] This limit may vary among suppliers.



SN54ABT125, SN74ABT125 **QUADRUPLE BUS BUFFER GATES** WITH 3-STATE OUTPUTS

SCBS182I - FEBRUARY 1997 - REVISED NOVEMBER 2002



PARAMETER MEASUREMENT INFORMATION

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|----------------------|--------------|------------------------------------------|---------|
| 5962-9676801Q2A | ACTIVE | LCCC | FK | 20 | 55 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962- 9676801Q2A SNJ54ABT 125FK | Samples |
| 5962-9676801QCA | ACTIVE | CDIP | J | 14 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9676801QC A SNJ54ABT125J | Samples |
| 5962-9676801QDA | ACTIVE | CFP | W | 14 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9676801QD A SNJ54ABT125W | Samples |
| SN74ABT125D | ACTIVE | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT125 | Samples |
| SN74ABT125DBR | ACTIVE | SSOP | DB | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB125 | Samples |
| SN74ABT125DE4 | ACTIVE | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT125 | Samples |
| SN74ABT125DG4 | ACTIVE | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT125 | Samples |
| SN74ABT125DR | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT125 | Samples |
| SN74ABT125DRE4 | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT125 | Samples |
| SN74ABT125DRG4 | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT125 | Samples |
| SN74ABT125N | ACTIVE | PDIP | N | 14 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | -40 to 85 | SN74ABT125N | Samples |
| SN74ABT125NSR | ACTIVE | SO | NS | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT125 | Samples |
| SN74ABT125PW | ACTIVE | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB125 | Samples |
| SN74ABT125PWG4 | ACTIVE | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB125 | Samples |
| SN74ABT125PWR | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB125 | Samples |
| SN74ABT125PWRE4 | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB125 | Samples |
| SN74ABT125PWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB125 | Samples |

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|---------------------|--------------------------------------|----------------------|--------------|------------------------------------------|---------|
| SN74ABT125RGYR | ACTIVE | VQFN | RGY | 14 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | AB125 | Samples |
| SNJ54ABT125FK | ACTIVE | LCCC | FK | 20 | 55 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962- 9676801Q2A SNJ54ABT 125FK | Samples |
| SNJ54ABT125J | ACTIVE | CDIP | J | 14 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9676801QC A SNJ54ABT125J | Samples |
| SNJ54ABT125W | ACTIVE | CFP | W | 14 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-9676801QD A SNJ54ABT125W | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT125, SN74ABT125 :

- Catalog : SN74ABT125
- Military : SN54ABT125

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | t. |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| SN74ABT125DBR | SSOP | DB | 14 | 2000 | 330.0 | 16.4 | 8.35 | 6.6 | 2.4 | 12.0 | 16.0 | Q1 |
| SN74ABT125DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74ABT125NSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74ABT125PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74ABT125RGYR | VQFN | RGY | 14 | 3000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Sep-2024



*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74ABT125DBR | SSOP | DB | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74ABT125DR | SOIC | D | 14 | 2500 | 353.0 | 353.0 | 32.0 |
| SN74ABT125NSR | SO | NS | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74ABT125PWR | TSSOP | PW | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74ABT125RGYR | VQFN | RGY | 14 | 3000 | 356.0 | 356.0 | 35.0 |

TEXAS INSTRUMENTS

www.ti.com

25-Sep-2024

TUBE



- B - Alignment groove width

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 5962-9676801Q2A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| 5962-9676801QDA | W | CFP | 14 | 25 | 506.98 | 26.16 | 6220 | NA |
| SN74ABT125D | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| SN74ABT125D | D | SOIC | 14 | 50 | 507 | 8 | 3940 | 4.32 |
| SN74ABT125DE4 | D | SOIC | 14 | 50 | 507 | 8 | 3940 | 4.32 |
| SN74ABT125DE4 | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| SN74ABT125DG4 | D | SOIC | 14 | 50 | 507 | 8 | 3940 | 4.32 |
| SN74ABT125DG4 | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| SN74ABT125N | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74ABT125N | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74ABT125PW | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| SN74ABT125PWG4 | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| SNJ54ABT125FK | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| SNJ54ABT125W | W | CFP | 14 | 25 | 506.98 | 26.16 | 6220 | NA |

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14



DB0014A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.



DB0014A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0014A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated