





ZHCSS470





**SN54AHCT244, SN74AHCT244** OCTOBER 1995 - REVISED JULY 2024

# SNx4AHCT244 具有三态输出的八路缓冲器/驱动器

## 1 特性

- 输入兼容 TTL 电压
- 闩锁性能超过 250mA, 符合 JESD 17 规范
- 对于符合 MIL-PRF-38535 标准的产品, 所有参数均经过测试,除非另外注明。对于所有其 他产品,生产流程不一定包含对所有参数的测试。

## 2 应用

- 网络交换机
- 电力基础设施
- PC 和笔记本电脑
- 可穿戴保健和健身设备
- 测试和测量

# 10E -18 16 1A2 - 1Y2 14\_\_\_ 1Y3 6 1A3 -12\_\_\_ 1Y4


## 3 说明

这些八通道缓冲器/驱动器专门设计用于提高三态存储 器地址驱动器、时钟驱动器以及总线导向接收器和 发送器的性能和密度。

器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>	本体尺寸 <sup>(3)</sup>	
	N ( PDIP , 20 )	24.33mm x 9.4mm	25.40mm x 6.35mm	
	DW ( SOIC , 20 )	12.80mm × 10.3mm	12.8mm x 7.5mm	
	NS ( SOP , 20 )	12.60mm x 7.8mm	12.6mm x 5.30mm	
	DB ( SSOP , 20 )	7.2mm × 7.8mm	7.50mm x 5.30mm	
SNx4AHCT244	DGV ( TVSOP , 20 )	5.00mm x 6.4mm	5.00mm x 4.40mm	
	PW (TSSOP, 20)	6.50mm × 6.4mm	6.50mm x 4.40mm	
	J ( CDIP , 20 )	24.2mm x 7.62mm	24.2mm x 6.92mm	
	W ( CFP , 20 )	13.09mm x 8.13mm	13.09mm x 6.92mm	

- (1) 有关更多信息,请参阅节11。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。
- 本体尺寸(长×宽)为标称值,不包括引脚。



简化版原理图



## **Table of Contents**

1 特性	1	7.2 Functional Block Diagram	8
2 应用		7.3 Feature Description	
3 说明		7.4 Device Functional Modes	
4 Pin Configuration and Functions		8 Application and Implementation	9
5 Specifications		8.1 Application Information	9
5.1 Absolute Maximum Ratings		8.2 Power Supply Recommendations	10
5.2 ESD Ratings		8.3 Layout	10
5.3 Recommended Operating Conditions		9 Device and Documentation Support	12
5.4 Thermal Information		9.1 Documentation Support	12
5.5 Electrical Characteristics	5	9.2 接收文档更新通知	12
5.6 Switching Characteristics	<mark>5</mark>	9.3 支持资源	12
5.7 Noise Characteristics		9.4 Trademarks	
5.8 Operating Characteristics		9.5 静电放电警告	12
5.9 Typical Characteristics		9.6 术语表	
6 Parameter Measurement Information	7	10 Revision History	
7 Detailed Description	8	11 Mechanical, Packaging, and Orderable	
7.1 Overview		Information	13



## **4 Pin Configuration and Functions**

10E 🗀	10	20 Vcc
1A1 🗀	2	19 2 <del>O</del> E
2Y4 🗀	3	18 1Y1
1A2 🗀	4	17 2A4
2Y3 🗀	5	16 1Y2
1A3 🗀	6	15 2A3
2Y2	7	14 1Y3
1A4 🚃	8	13 2A2
2Y1 🗀	9	12 1Y4
GND 🗀	10	11 2A1




图 4-1. SN54AHCT244 J or W Package; SN74AHCT244 DB, DGV, DW, N, NS, or PW Package (Top View)

图 4-2. SN54AHCT244 FK Package (Top View)

表 4-1. Pin Functions

	PIN	I/O	DESCRIPTION
NO.	NAME		DESCRIPTION
1	1 OE	ı	Output Enable 1
2	1A1	I	Input 1A1
3	2Y4	0	Output 2Y4
4	1A2	ı	Input 1A2
5	2Y3	0	Output 2Y3
6	1A3	ı	Input 1A3
7	2Y2	0	Output 2Y2
8	1A4	I	Input 1A4
9	2Y1	0	Output 2Y1
10	GND	-	Ground Pin
11	2A1	ı	Input 2A1
12	1Y4	0	Output 1Y4
13	2A2	I	Input 2A2
14	1Y3	0	Output 1Y3
15	2A3	I	Input 2A3
16	1Y2	0	Output 1Y2
17	2A4	I	Input 2A4
18	1Y1	0	Output 1Y1
19	2 ŌE	I	Output Enable 2
20	VCC	-	Power Pin

## 5 Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		- 0.5	7	V
VI	Input voltage range <sup>(2)</sup>	nput voltage range <sup>(2)</sup>			
Vo	Output voltage range <sup>(2)</sup>	- 0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		- 20	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I <sub>O</sub>	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{\text{CC}}$ or GND		±75	mA	
T <sub>stg</sub>	Storage temperature range		- 65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±2000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		SN54AHC	SN54AHCT244 SN74AHC			UNIT
		MIN	MAX	MIN	MIN MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		- 8		- 8	mA
I <sub>OL</sub>	Low-level output current		8		8	mA
T <sub>A</sub>	Operating free-air temperature	- 55	125	- 40	125	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## **5.4 Thermal Information**

		SN74AHCT244								
	THERMAL METRIC <sup>(1)</sup>	DB	DGV	DW	N	NS	PW	UNIT		
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS			
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	87.2	119.2	81.1	54.9	77.6	116.8			
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	49.1	34.5	48.9	41.7	42.7	58.5			
R <sub>0 JB</sub>	Junction-to-board thermal resistance	51.8	60.7	53.8	35.8	45.7	78.7	°C/W		
ψJT	Junction-to-top characterization parameter	11.6	1.2	19.5	27.9	10.2	12.6	C/VV		
ψ ЈВ	Junction-to-board characterization parameter	51.2	60.0	53.1	35.7	45.2	77.9			
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	N/A			

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TA	= 25°C		SN54AHC	T244	SN74AHCT244		UNIT
PARAMETER	TEST CONDITIONS	V CC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		V
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	V
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44		0.44	V
I <sub>OZ</sub>	$V_0 = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μΑ
I <sub>1</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 <sup>(1)</sup>		±1	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
ΔI <sub>CC</sub> (2)	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		,	1.35		1.5		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2.5	10	-			10	pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		3						pF

## **5.6 Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD	T,	<sub>A</sub> = 25°C		SN54AH	CT244	SN74AHCT244		UNIT		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII		
t <sub>PLH</sub>	Α	Υ	C <sub>L</sub> = 15 pF		5.4 <sup>(1)</sup>	7.4 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	8.5	ns		
t <sub>PHL</sub>	,,		OL = 13 pi		5.4 <sup>(1)</sup>	7.4 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	8.5	113		
t <sub>PZH</sub>	- OE	Υ	C <sub>L</sub> = 15 pF		7.7 <sup>(1)</sup>	10.4 <sup>(1)</sup>	1 <sup>(1)</sup>	12 <sup>(1)</sup>	1	12	ns		
t <sub>PZL</sub>		ı	CL = 13 μr		7.7 <sup>(1)</sup>	10.4 <sup>(1)</sup>	1 <sup>(1)</sup>	12 <sup>(1)</sup>	1	12	115		
t <sub>PHZ</sub>	OF.	- OE	Œ	Υ	C <sub>L</sub> = 15 pF		5 <sup>(1)</sup>	9.4 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	ns
t <sub>PLZ</sub>	OL	'	OL = 13 pi		5 <sup>(1)</sup>	9.4 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	113		
t <sub>PLH</sub>	А	Υ	C <sub>L</sub> = 50 pF		5.9	8.4	1	9.5	1	9.5	ns		
t <sub>PHL</sub>		ı	C <sub>L</sub> = 50 pr		5.9	8.4	1	9.5	1	9.5	115		
t <sub>PZH</sub>	- ŌE	Υ	C. = 50 pE		8.2	11.4	1	13	1	13	ne		
t <sub>PZL</sub>		ı	C <sub>L</sub> = 50 pF		8.2	11.4	1	13	1	13	ns		
t <sub>PHZ</sub>	ŌĒ	Y	C <sub>1</sub> = 50 pF		8.8	11.4	1	13	1	13	ns		
t <sub>PLZ</sub>	J JL	ľ	OL - 30 pr		8.8	11.4	1	13	1	13	113		

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC}$  = 0 V. This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or  $V_{CC}$ .

## 5.6 Switching Characteristics (续)

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD	Т	<sub>A</sub> = 25°C		SN54AH	CT244	SN74AH	CT244	UNIT
PARAMETER	(INPUT) (OUTPUT) CAPAC	CAPACITANCE	ITANCE MIN T	TYP	MAX	MIN	MAX	MIN	MAX	ONII	
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1 <sup>(2)</sup>				1	ns

- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (2) On products compliant to MIL-PRF-38535, this parameter does not apply.

#### 5.7 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER <sup>(1)</sup>	SN	UNIT		
	FARAWEI ER	MIN	TYP	MAX	UNII
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4.1		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V


(1) Characteristics are for surface-mount packages only.

## 5.8 Operating Characteristics

 $V_{CC}$  = 5 V,  $T_A$  = 25°C


	PARAMETER	TEST CON	TYP	UNIT	
$C_{pd}$	Power dissipation capacitance	No load,	f = 1 MHz	8.2	pF

## **5.9 Typical Characteristics**





#### **6 Parameter Measurement Information**



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{\Omega} = 50 \,\Omega$ ,  $t_r \leq$  3 ns.  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- All parameters and waveforms are not applicable to all devices.

图 6-1. Load Circuit and Voltage Waveforms




## 7 Detailed Description

#### 7.1 Overview

The SNx4AHCT244 devices are organized as two 4-bit buffers/line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 7.2 Functional Block Diagram



To Seven Other Channels

#### 7.3 Feature Description

- V<sub>CC</sub> is optimized at 5 V
- Allows up voltage translation from 3.3 V to 5 V
  - Inputs Accept V<sub>IH</sub> levels of 2 V
- · Slow edge rates minimize output ringing
- · Inputs are TTL-Voltage compatible

#### 7.4 Device Functional Modes

表 7-1. Function Table (Each 4-Bit Buffer/Driver)

INP	UTS	OUTPUT		
ŌĒ	Α	Y		
L	Н	Н		
L	L	L		
Н	X	Z		



## 8 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定 器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

## 8.1 Application Information

The SN74AHCT244 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8-V V<sub>IL</sub> and 2-V V<sub>IH</sub>. This feature makes it ideal for translating up from 3.3 V to 5 V. 图 8-1 shows this type of translation.

#### 8.1.1 Typical Application




图 8-1. Specific Application Schematic

#### 8.1.1.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 8.1.1.2 Detailed Design Procedure

- 1. Recommended Input conditions
  - Rise time and fall time specs. See ( $\triangle t/\triangle V$ ) in the *Recommended Operating Conditions* table.
  - Specified high and low levels. See ( $V_{IH}$  and  $V_{II}$ ) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>
- 2. Recommend output conditions
  - Load currents should not exceed 25 mA on the output and 50 mA total for the part
  - Outputs should not be pulled above V<sub>CC</sub>

9

#### 8.1.1.3 Application Curves



#### 8.2 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$  F is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu$  F or 0.022  $\mu$  F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$  F and a 1  $\mu$  F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 8.3 Layout

#### 8.3.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. 88-3 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.



## 8.3.2 Layout Example




图 8-3. Example Layout for the SN74AHCT244

11



## 9 Device and Documentation Support

#### 9.1 Documentation Support

#### 9.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 9-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY  Click here	
SN54AHCT244	Click here	Click here	Click here	Click here	Click here	
SN74AHCT244	Click here	Click here	Click here	Click here	Click here	

## 9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

## 9.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 9.6 术语表

TI术语表本本术语表列出并解释了术语、首字母缩略词和定义。

## 10 Revision History

C	hanges from Revision N (May 2023) to Revision O (July 2024)	Page
•	将 <i>封装信息</i> 更新为 <i>器件信息</i>	1
•	向 <i>器件信息</i> 表中添加了封装尺寸和军用级封装	1
•	Updated R $\theta$ JA values: PW = 105.4 to 116.8, DB = 99.9 to 87.2, DW = 83.0 to 81.1, NS = 80.4 to 77.6;	
	Updated PW, DB, DW, and NS packages for R $\theta$ JC(top), R $\theta$ JB, $\Psi$ JT, $\Psi$ JB, and R $\theta$ JC(bot), all values $^{\circ}$ C/W	
•	Updated Layout Example figure	

Copyright © 2024 Texas Instruments Incorporated



## Changes from Revision M (July 2014) to Revision N (May 2023)

Page

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

13

www.ti.com

30-Jul-2024

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9678301Q2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9678301Q2A SNJ54AHCT 244FK	Samples
5962-9678301QRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9678301QR A SNJ54AHCT244J	Samples
5962-9678301QSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9678301QS A SNJ54AHCT244W	Samples
SN74AHCT244DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB244	Samples
SN74AHCT244DGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB244	Samples
SN74AHCT244DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85	AHCT244	
SN74AHCT244DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT244	Samples
SN74AHCT244N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AHCT244N	Samples
SN74AHCT244NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT244	Samples
SN74AHCT244PW	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85	HB244	
SN74AHCT244PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HB244	Samples
SN74AHCT244PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB244	Samples
SNJ54AHCT244FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9678301Q2A SNJ54AHCT 244FK	Samples
SNJ54AHCT244J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9678301QR A SNJ54AHCT244J	Samples
SNJ54AHCT244W	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9678301QS A SNJ54AHCT244W	Samples

**PACKAGE OPTION ADDENDUM** 

www.ti.com 30-Jul-2024

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHCT244, SN74AHCT244:

Catalog: SN74AHCT244

Automotive: SN74AHCT244-Q1, SN74AHCT244-Q1

Enhanced Product: SN74AHCT244-EP. SN74AHCT244-EP

## PACKAGE OPTION ADDENDUM

www.ti.com 30-Jul-2024

• Military : SN54AHCT244

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司