

## 适用于高速数据接口的 TPD4E001 低电容 4 通道 ESD 保护

### 1 特性

- IEC 61000-4-2 ESD 保护（4 级）
  - $\pm 8\text{kV}$  接触放电
  - $\pm 15\text{kV}$  气隙放电
- 5.5A 峰值脉冲电流（8/20 $\mu\text{s}$  脉冲）
- IO 电容值：1.5pF（典型值）
- 低泄漏电流：1nA（最大值）
- 低电源电流：1nA
- 0.9V 至 5.5V 电源电压范围
- 高空间利用率 DRL、DBV、DCK、DPK 和 DRS 封装选项
- 可提供供替换的 2 通道、3 通道、6 通道选项：TPD2E001、TPD3E001、TPD6E001

### 2 应用

- USB 2.0
- 以太网
- FireWire™ 串行总线
- LVDS
- SVGA 视频连接
- 血糖仪

### 3 说明

TPD4E001 是一款基于静电放电 (ESD) 保护二极管阵列的四通道瞬态电压抑制器 (TVS)。TPD4E001 的额定 ESD 冲击消散值达到了 IEC 61000-4-2（4 级）国际标准中规定的最高水平。该器件每通道具有 1.5pF IO 电容，因此非常适合用在高速数据 IO 接口中。具有超低泄漏电流（最大值  $< 1\text{nA}$ ），因此适合在血糖仪和心率监护仪等应用中进行精密模拟测量。


TPD4E001 可提供 DRL(SOT)、DBV (SOT-23)、DCK (SC-70)、DRS (QFN) 和 DPK (PUSON) 封装并且其额定运行温度介于  $-40^{\circ}\text{C}$  至  $+85^{\circ}\text{C}$  之间。另请参见 [TPD4E1U06DCKR](#) 和 [TPD4E1U06DBVR](#)，它们与 [TPD4E001DCKR](#) 和 [TPD4E001DBVR](#) 引脚对引脚兼容。这些器件具有更高的 IEC 保护性能、更低的电容、更低的钳位电压，并且不再需要输入电容器。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸（标称值）
TPD4E001	SOT (6)	1.60mm × 1.20mm
		2.90mm × 1.60mm
	SC70 (6)	2.00mm × 1.25mm
	USON (6)	1.60mm × 1.60mm
	SON (6)	3.00mm × 3.00mm

(1) 要了解所有可用封装，请参见数据表末尾的可订购产品附录。

应用原理图



## 目录

1 特性 .....	1	7.4 Device Functional Modes.....	8
2 应用 .....	1	<b>8 Application and Implementation .....</b>	<b>9</b>
3 说明 .....	1	8.1 Application Information.....	9
4 修订历史记录 .....	2	8.2 Typical Application .....	9
<b>5 Pin Configuration and Functions .....</b>	<b>4</b>	<b>9 Power Supply Recommendations .....</b>	<b>11</b>
<b>6 Specifications.....</b>	<b>5</b>	<b>10 Layout.....</b>	<b>11</b>
6.1 Absolute Maximum Ratings .....	5	10.1 Layout Guidelines .....	11
6.2 ESD Ratings—JEDEC Specification.....	5	10.2 Layout Example .....	11
6.3 ESD Ratings—IEC Specification .....	5	<b>11 器件和文档支持 .....</b>	<b>12</b>
6.4 Recommended Operating Conditions.....	5	11.1 文档支持 .....	12
6.5 Thermal Information .....	6	11.2 相关链接 .....	12
6.6 Electrical Characteristics.....	6	11.3 接收文档更新通知 .....	12
6.7 Typical Characteristics .....	7	11.4 社区资源 .....	12
<b>7 Detailed Description .....</b>	<b>8</b>	11.5 商标 .....	12
7.1 Overview .....	8	11.6 静电放电警告 .....	12
7.2 Functional Block Diagram .....	8	11.7 Glossary .....	12
7.3 Feature Description.....	8	<b>12 机械、封装和可订购信息 .....</b>	<b>12</b>

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

<b>Changes from Revision N (March 2018) to Revision O</b>	<b>Page</b>
• Added TPD4E001R DBV Package image and updated Pin Funtions table.....	4

<b>Changes from Revision M (May 2017) to Revision N</b>	<b>Page</b>
• 将 TPD4E001DBVR 器件标记从“NFY”更改成了“NFYF” .....	12

<b>Changes from Revision L (May 2016) to Revision M</b>	<b>Page</b>
• Updated Pin Functions table and DCK2 Package image.....	4
• Updated 'Surge Protection" to "IEC Specification" in <i>ESD Ratings—IEC Specification</i> table.....	5

<b>Changes from Revision K (January 2015) to Revision L</b>	<b>Page</b>
• Added frequency test condition to <i>Channel input capacitance</i> in the <i>Electrical Characteristics</i> table .....	6
• 添加了 <a href="#">社区资源</a> .....	12

<b>Changes from Revision J (December 2013) to Revision K</b>	<b>Page</b>
• 已添加 <i>引脚配置和功能</i> 部分、 <i>ESD 额定值表</i> 、 <i>特性说明</i> 部分、 <i>器件功能模式</i> 、 <i>应用和实施</i> 部分、 <i>电源相关建议</i> 部分、 <i>布局</i> 部分、 <i>器件和文档支持</i> 部分以及 <i>机械、封装和可订购信息</i> 部分 .....	1

<b>Changes from Revision I (September 2012) to Revision J</b>	<b>Page</b>
• 更新了“说明”的链接。 .....	1
• Removed Ordering Information table. ....	4

**Changes from Revision H (August 2012) to Revision I** **Page**


---

- Added DCK2 package to Pin Out drawings. .... 4
  - Updated Electrical Characteristics table ..... 6
- 

**Changes from Revision G (December 2011) to Revision H** **Page**


---

- Updated TOP-SIDE MARKING column in ORDERING INFORMATION table. .... 4
- 

**Changes from Revision F (May 2011) to Revision G** **Page**


---

- 更新了文档格式。 ..... 1
  - Added DPK (PUSON) package and package information. .... 4
- 

**Changes from Revision E (April 2011) to Revision F** **Page**


---

- Added Peak Pulse Waveform Graph to Typical Operating Characteristics. .... 7
- 


**Changes from Revision C (April 2007) to Revision D** **Page**


---


- Added DBV (SOT-23) package and package information..... 4
-

## 5 Pin Configuration and Functions


**DRL Package  
6-Pin SOT  
Top View**




**DCK2 Package  
6-Pin SC70  
Top View**




**DBV or DCK Package  
6-Pin SOT or SC70  
Top View**




**DRS Package  
6-Pin SON  
Top View**



**DPK Package  
6-Pin USON  
Top View**



**TPD4E001R DBV Package  
6-Pin SOT  
Top View**



### Pin Functions

NAME	PIN			I/O	DESCRIPTION
	DRS, DRL, DPK	DBV, DCK	TPD4E001R		
GND	3	2	5	—	Ground
IOx	1	1	1	I	ESD-protected channel
	2	3	3		
	4	4	4		
	5	6	6		
V <sub>CC</sub>	6	5	2	I	Power-supply input. Bypass V <sub>CC</sub> to GND with a 0.1-μF ceramic capacitor
Exposed thermal pad (DRS package only)				—	Exposed thermal pad. Connect to GND or leave floating

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>		-0.3	7	V
V <sub>I/O</sub>	IO voltage tolerance	-0.3	V <sub>CC</sub> + 0.3	V
I <sub>(Surge)</sub>	IEC 61000-4-5 peak pulse current (T <sub>P</sub> = 8/20 μs), IOx pins		5.5	A
P <sub>(Surge)</sub>	IEC 61000-4-5 peak pulse power (T <sub>P</sub> = 8/20 μs), IOx pins		100	W
T <sub>J</sub>	Junction temperature		150	°C
	Bump temperature (soldering)	Infrared (15 s)	220	°C
		Vapor phase (60 s)	215	
	Lead temperature (soldering, 10 s)		300	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings—JEDEC Specification

			VALUE	UNIT	
<b>TPD4E001 in DRS, DRL, and DPK Packages</b>					
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	All pins except 1, 2, 4, and 5	±2000	V
			Pins 1, 2, 4, and 5	±15000	
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	All pins	±1000	
<b>TPD4E001 in DBV and DCK Packages</b>					
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	All pins except 1, 3, 4, and 6	±2000	V
			Pins 1, 3, 4, and 6	±15000	
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	All pins	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 ESD Ratings—IEC Specification

			VALUE	UNIT	
<b>TPD4E001 in DRS, DRL, and DPK Packages</b>					
V <sub>(ESD)</sub>	Electrostatic discharge	IEC 61000-4-2 contact discharge	All pins	±8000	V
		IEC 61000-4-2 air-gap discharge	All pins	±15000	
<b>TPD4E001 in DBV and DCK Packages</b>					
V <sub>(ESD)</sub>	Electrostatic discharge	IEC 61000-4-2 contact discharge	All pins	±8000	V
		IEC 61000-4-2 air-gap discharge	All pins	±15000	

### 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
T <sub>A</sub>	Operating free-air temperature	-40	85	°C	
	Operating voltage	V <sub>CC</sub> pin	0.9	5.5	V
		IO1, IO2 pins	0	V <sub>CC</sub>	

## 6.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>	TPD4E001					UNIT
	DRL (SOT)	DBV (SOT)	DCK (SC70)	DPK (USON)	DRS (SON)	
	6 PINS	6 PINS	6 PINS	6 PINS	6 PINS	
R <sub>θJA</sub> Junction-to-ambient thermal resistance	226.4	259.7	251.1	247.6	91.9	°C/W
R <sub>θJC(top)</sub> Junction-to-case (top) thermal resistance	90.3	186.5	88.1	124.8	106.9	°C/W
R <sub>θJB</sub> Junction-to-board thermal resistance	61.2	107.6	54.8	204.2	64.8	°C/W
Ψ <sub>JT</sub> Junction-to-top characterization parameter	6.7	71.4	1.7	19.2	10.2	°C/W
Ψ <sub>JB</sub> Junction-to-board characterization parameter	61	107.1	54.1	209.3	64.9	°C/W
R <sub>θJC(bot)</sub> Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	29.9	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted), V<sub>CC</sub> = 5 V ± 10%

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>CC</sub> Supply voltage		0.9		5.5	V
I <sub>CC</sub> Supply current			1	100	nA
V <sub>F</sub> Diode forward voltage	I <sub>F</sub> = 10 mA	0.65		0.95	V
V <sub>BR</sub> Breakdown Voltage	I <sub>BR</sub> = 10 mA	11			V
V <sub>C</sub> Channel clamp voltage	T <sub>A</sub> = 25°C, ±15-kV HBM, I <sub>F</sub> = 10 A	Positive transients		V <sub>CC</sub> + 25	V
		Negative transients		-25	
	T <sub>A</sub> = 25°C, ±8-kV contact discharge (IEC 61000-4-2), I <sub>F</sub> = 24 A	Positive transients		V <sub>CC</sub> + 60	
		Negative transients		-60	
	T <sub>A</sub> = 25°C, ±15-kV air-gap discharge (IEC 61000-4-2), I <sub>F</sub> = 45 A	Positive transients		V <sub>CC</sub> + 100	
Negative transients			-100		
Surge strike on IO pin, GND pin grounded, I <sub>PP</sub> = 5 A, 8/20 μs <sup>(2)</sup>	Positive transients		17		
V <sub>RWM</sub> Reverse stand-off voltage	IO pin to GND pin			5.5	V
I <sub>I/O</sub> Channel leakage current	V <sub>I/O</sub> = GND to V <sub>CC</sub>			±1	nA
C <sub>I/O</sub> Channel input capacitance	V <sub>CC</sub> = 5 V, bias of V <sub>CC</sub> /2; f = 10 MHz		1.5		pF

(1) Typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

(2) Non-repetitive current pulse 8/20 μs exponentially decaying waveform according to ICE61000-4-5.

### 6.7 Typical Characteristics




Figure 1. IO Capacitance vs IO Voltage (V<sub>CC</sub> = 5 V)




Figure 2. IO Leakage Current vs Temperature (V<sub>CC</sub> = 5.5 V)





Figure 3. Peak Pulse Waveform, V<sub>CC</sub> = 5.5 V

## 7 Detailed Description

### 7.1 Overview

The TPD4E001 is a four-channel transient voltage suppressor (TVS) based ESD protection diode array. The TPD4E001 is rated to dissipate ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4). This device has a 1.5-pF IO capacitance per channel, making it ideal for use in high-speed data IO interfaces. The ultra-low leakage current (<1 nA maximum) is suitable for precision analog measurements in applications like glucose meters and heart rate monitors.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

The TPD4E001 is a uni-directional ESD protection device with low capacitance. The device is constructed with a central ESD clamp that features two hiding diodes per line to reduce the capacitive loading. This central ESD clamp is also connected to  $V_{CC}$  to provide protection for the  $V_{CC}$  line. Each IO line is rated to dissipate ESD strikes above the maximum level specified in the IEC 61000-4-2 level 4 international standard. The TPD4E001's low loading capacitance makes it ideal for protection high-speed signal terminals.

### 7.4 Device Functional Modes

The TPD4E001 is a passive-integrated circuit that activates whenever voltages above  $V_{BR}$  or below the lower diodes  $V_{forward}$  ( $-0.6$  V) are present upon the circuit being protected. During ESD events, voltages as high as  $\pm 15$  kV can be directed to ground and  $V_{CC}$  via the internal diode network. Once the voltages on the protected lines fall below the trigger voltage of the TPD4E001 (usually within 10s of nano-seconds) the device reverts back to a high-impedance state.



## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPD4E001 is a diode array type Transient Voltage Suppressor (TVS) which is typically used to provide a path to ground for dissipating ESD events on hi-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low  $R_{DYN}$  of the triggered TVS holds this voltage,  $V_{CLAMP}$ , to a tolerable level to the protected IC.

### 8.2 Typical Application




Figure 4. Typical Application Schematic

#### 8.2.1 Design Requirements

For this design example, a single TPD4E001 is used to protect all the pins of two USB2.0 connectors. Given the USB application, the following parameters in Table 1 are known.

Table 1. Design Parameters

DESIGN PARAMETER	VALUE
Signal range on IO1, IO2, IO3, and IO4	0 V to 3.6 V
Signal voltage range on $V_{CC}$	0 V to 5.25 V
Operating Frequency	240 MHz

#### 8.2.2 Detailed Design Procedure


When placed near the USB connectors, the TPD4E001 ESD solution offers little or no signal distortion during normal operation due to low IO capacitance and ultra-low leakage current specifications. The TPD4E001 ensures that the core circuitry is protected and the system is functioning properly in the event of an ESD strike. For proper operation, the following layout/ design guidelines must be followed:

1. Place the TPD4E001 solution close to the connectors. This allows the TPD4E001 to take away the energy associated with ESD strike before it reaches the internal circuitry of the system board.
2. Place a 0.1- $\mu$ F capacitor very close to the  $V_{CC}$  pin. This limits any momentary voltage surge at the IO pin during the ESD strike event.

3. Ensure that there is enough metallization for the  $V_{CC}$  and GND loop. During normal operation, the TPD4E001 consumes nA leakage current. But during the ESD event,  $V_{CC}$  and GND may see 15 A to 30 A of current, depending on the ESD level. Sufficient current path enables safe discharge of all the energy associated with the ESD strike.
4. Leave the unused IO pins floating. In this example of protecting two USB ports, none of the IO pins are left unused.
5. The  $V_{CC}$  pin can be connected in two different ways:
  - a. If the  $V_{CC}$  pin is connected to the system power supply, the TPD4E001 works as a transient suppressor for any signal swing above  $V_{CC} + V_F$ . A 0.1- $\mu$ F capacitor on the device  $V_{CC}$  pin is recommended for ESD bypass.
  - b. If the  $V_{CC}$  pin is not connected to the system power supply, the TPD4E001 can tolerate higher signal swing in the range up to 10 V. Please note that a 0.1- $\mu$ F capacitor is still recommended at the  $V_{CC}$  pin for ESD bypass.

### 8.2.3 Application Curve

Figure 5 is a capture of the voltage clamping waveform of TPD4E001DRL on IO3 during an 8-kV Contact IEC61000-4-2 ESD strike.



**Figure 5. TPD4E001DRL IEC61000-4-2 Voltage Clamp Waveform 8-kV Contact**

## 9 Power Supply Recommendations

This device is a passive ESD protection device so there is no need to power it. Take care to make sure that the maximum voltage specifications for each pin are not violated.

## 10 Layout

### 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

### 10.2 Layout Example

The following is a layout example for protecting two interface ports with the TPD4E001. One example is two USB 2.0 ports, as was discussed in the [Application and Implementation](#) section. For the USB 2.0 example, IO1 and IO2 is D+ and D–, respectively, of USB port 1. IO3 and IO4 is D– and D+, respectively, of USB port 2.




Figure 6. Routing With DRL Package

## 11 器件和文档支持

### 11.1 文档支持

#### 11.1.1 相关文档

请参阅如下相关文档：

- [阅读和理解 ESD 保护数据表](#)
- [《ESD 布局指南》](#)

### 11.2 相关链接

下表列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件，以及申请样片或购买产品的快速链接。

表 2. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持和社区
TPD4E001	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
TPD4E1U06	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>

### 11.3 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](#) 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community***. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support *TI's Design Support*** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.5 商标

E2E is a trademark of Texas Instruments.

FireWire is a trademark of Apple Inc.

All other trademarks are the property of their respective owners.

### 11.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPD4E001DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(NFY5, NFYF) (NFYP, NFYS)	<a href="#">Samples</a>
TPD4E001DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2CF, 2CR) (2CP, 2CP) 2CH	<a href="#">Samples</a>
TPD4E001DPKR	ACTIVE	USON	DPK	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2C7	<a href="#">Samples</a>
TPD4E001DPKT	ACTIVE	USON	DPK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2C7	<a href="#">Samples</a>
TPD4E001DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(2C7, 2CR) (2CG, 2CH)	<a href="#">Samples</a>
TPD4E001DRLRG4	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2C7, 2CR) (2CG, 2CH)	<a href="#">Samples</a>
TPD4E001DRSR	ACTIVE	SON	DRS	6	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWM	<a href="#">Samples</a>
TPD4E001RDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	NRYF	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**OTHER QUALIFIED VERSIONS OF TPD4E001 :**

- Automotive : [TPD4E001-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4E001DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPD4E001DBVR	SOT-23	DBV	6	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
TPD4E001DCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TPD4E001DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPD4E001DPKR	USON	DPK	6	5000	180.0	9.5	1.75	1.75	0.7	4.0	8.0	Q2
TPD4E001DPKT	USON	DPK	6	250	180.0	9.5	1.75	1.75	0.7	4.0	8.0	Q2
TPD4E001DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3
TPD4E001DRSR	SON	DRS	6	1000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPD4E001RDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD4E001DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPD4E001DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPD4E001DCKR	SC70	DCK	6	3000	183.0	183.0	20.0
TPD4E001DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
TPD4E001DPKR	USON	DPK	6	5000	184.0	184.0	19.0
TPD4E001DPKT	USON	DPK	6	250	184.0	184.0	19.0
TPD4E001DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0
TPD4E001DRSR	SON	DRS	6	1000	356.0	356.0	35.0
TPD4E001RDBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0






# EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214840/F 05/2024

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X


4214840/F 05/2024

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DPK (S-PUSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  
 B. This drawing is subject to change without notice.




- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X




SOLDER MASK DETAILS

4214835/B 04/2024

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:18X


4214835/B 04/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.




# DRL0006A



# PACKAGE OUTLINE

## SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



4223266/D 06/2024

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-293 Variation UAAD

# EXAMPLE BOARD LAYOUT


DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
SCALE:30X



SOLDERMASK DETAILS

4223266/D 06/2024

NOTES: (continued)


- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.

# EXAMPLE STENCIL DESIGN

DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:30X


4223266/D 06/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DRS (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - SON (Small Outline No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

## THERMAL PAD MECHANICAL DATA

DRS (S-PWSON-N6)


PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4207663/E 07/11

NOTE: All linear dimensions are in millimeters

DRS (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for solder mask tolerances.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024，德州仪器 (TI) 公司