

[PGA112,](http://www.ti.com/product/pga112?qgpn=pga112) [PGA113](http://www.ti.com/product/pga113?qgpn=pga113), [PGA116,](http://www.ti.com/product/pga116?qgpn=pga116) [PGA117](http://www.ti.com/product/pga117?qgpn=pga117)

SBOS424C –MARCH 2008–REVISED NOVEMBER 2015

PGA11x Zerø-Drift Programmable Gain Amplifier With Mux

Texas

INSTRUMENTS

- Rail-to-Rail Input and Output **Fig. 2018** • Remote e-Meter Reading
- Offset: 25 μV (Typical), 100 μV (Maximum) Automatic Gain Control
- Zerø Drift: 0.35 μV/°C (Typical), 1.2 μV/°C Portable Data Acquisition
-
- Input Offset Current: ±5 nA Maximum (25°C) Programmable Logic Controllers
- Gain Error: 0.1% Maximum $(G \le 32)$,
0.3% Maximum $(G > 32)$
1. Handbold Test Equipment
- • Binary Gains: 1, 2, 4, 8, 16, 32, 64, 128 (PGA112, PGA116) **3 Description**
-
-
-
-
-
-
-
-
- (Typical) are: 1, 2, 5, 10, 20, 50, 100, and 200.
- Temperature Range: –40°C to 125°C
- SPI™ Interface (10 MHz) With Daisy-Chain

1 Features 2 Applications

-
-
-
- (Maximum) PC-Based Signal Acquisition Systems
- Low Noise: 12 nV/√Hz Test and Measurement
	-
	-
	- Handheld Test Equipment

• Scope Gains: 1, 2, 5, 10, 20, 50, 100, 200 The PGA112 and PGA113 devices (binary and scope gains) offer two analog inputs, a three-pin SPI Gain Switching Time: 200 ns interface, and software shutdown in a 10-pin, VSSOP package. The PGA116 and PGA117 (binary and ed a channel MUX: PGA112, PGA113
10 Channel MUX: PGA116, PGA117 scope gains) offer 10 analog inputs, a SPI interface 10 Channel MUX: PGA116, PGA117 with daisy-chain capability, and hardware and software shutdown in a 20-pin TSSOP package.

Amplifier Optimized for Driving CDAC ADCs

Output Swing: 50 mV to Supply Rails

system-level calibration. The channels are tied to system-level calibration. The channels are tied to AV_{DD} and DV_{DD} for Mixed Voltage Systems GND, 0.9 V_{CAL} , 0.1 V_{CAL} , and V_{REF} , respectively. V_{CAL} , an external voltage connected to Channel 0, is $I_Q = 1.1$ mA (Typical)
Software and Hardware Shutdown: $I_Q \le 4$ µA used as the system calibration reference. Binary
agins are: 1, 2, 4, 8, 16, 32, 64, and 128: scope gains gains are: 1, 2, 4, 8, 16, 32, 64, and 128; scope gains

Device Information[\(1\)](#page-0-0)

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **44** intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

5 Device Comparison

6 Pin Configuration and Functions

Pin Functions: PGA112, PGA113

[PGA112](http://www.ti.com/product/pga112?qgpn=pga112), [PGA113,](http://www.ti.com/product/pga113?qgpn=pga113) [PGA116](http://www.ti.com/product/pga116?qgpn=pga116), [PGA117](http://www.ti.com/product/pga117?qgpn=pga117) SBOS424C –MARCH 2008–REVISED NOVEMBER 2015 **www.ti.com**

Pin Functions: PGA116, PGA117

4 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS424C&partnum=PGA112) Feedback* Copyright © 2008–2015, Texas Instruments Incorporated

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted.⁽¹⁾

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current-limited to 10 mA or less.

7.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

7.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

[PGA112](http://www.ti.com/product/pga112?qgpn=pga112), [PGA113,](http://www.ti.com/product/pga113?qgpn=pga113) [PGA116](http://www.ti.com/product/pga116?qgpn=pga116), [PGA117](http://www.ti.com/product/pga117?qgpn=pga117)

SBOS424C –MARCH 2008–REVISED NOVEMBER 2015 **www.ti.com**

RUMENTS

KAS

7.5 Electrical Characteristics: $V_s = AV_{DD} = DV_{DD} = 5 V$

at $T_A = 25^{\circ}C$, $R_1 = 10k\Omega/C_1 = 100$ pF connected to $DV_{DD}/2$, and $V_{REF} = GND$ (unless otherwise noted)

(1) Gain error is a function of the input voltage. Gain error outside of the range (GND + 85 mV \leq V_{OUT} \leq DV_{DD} – 85 mV) increases to 0.5% (typical).

(2) Input voltages beyond this range must be current-limited to < |10 mA| through the input protection diodes on each channel to prevent permanent destruction of the device.

(3) See [Figure](#page-20-2) 55.

(4) Total V_{OUT} error must be computed using input offset voltage error multiplied by gain. Includes op amp G = 1 error.

6 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS424C&partnum=PGA112) Feedback* Copyright © 2008–2015, Texas Instruments Incorporated

Electrical Characteristics: $V_s = AV_{DD} = DV_{DD} = 5 V$ (continued)

at T_A = 25°C, R_L = 10k Ω //C_L = 100 pF connected to DV_{DD}/2, and V_{REF} = GND (unless otherwise noted)

(5) Maximum specification limitation limited by final test time and capability.

(6) When AV_{DD} is less than DV_{DD}, the output is clamped to AV_{DD} + 300 mV.
(7) Measurement limited by noise in test equipment and test time.

(8) Does not include current into or out of the V_{REF} pin. Internal R_F and R_I are always connected between V_{OUT} and V_{REF}.
(9) Digital logic levels: DIO or DIN = logic 0. 10-μA internal pulldown current source.

(10) Includes current from op amp output structure.

SBOS424C –MARCH 2008–REVISED NOVEMBER 2015 **www.ti.com**

STRUMENTS

EXAS

Electrical Characteristics: $V_s = AV_{DD} = DV_{DD} = 5 V$ (continued)

at $T_A = 25^{\circ}C$, $R_L = 10k\Omega / / C_L = 100$ pF connected to $DV_{DD}/2$, and $V_{REF} = GND$ (unless otherwise noted)

8 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS424C&partnum=PGA112) Feedback* Copyright © 2008–2015, Texas Instruments Incorporated

www.ti.com SBOS424C –MARCH 2008–REVISED NOVEMBER 2015

7.6 SPI Timing: $V_s = AV_{DD} = DV_{DD} = 2.2 V$ to 5 V

At T_A = +25°C, R_L = 10k Ω //C_L = 100pF connected to DV_{DD}/2, and V_{REF} = GND, unless otherwise noted.

(1) Ensured by design; not production tested.
(2) When using devices in daisy-chain mode,

When using devices in daisy-chain mode, the maximum clock frequency for SCLK is limited by SCLK rise and fall time, DIN setup time, and DOUT propagation delay. See [Figure](#page-23-0) 61. Based on this limitation, the maximum SCLK frequency for daisy-chain mode is 9.09 MHz.

(3) t_{H1} and t_{LO} must not be less than 1/SCLK (maximum).

Figure 1. SPI Mode 0, 0

Figure 2. SPI Mode 1, 1

7.7 Typical Characteristics

at T_A = 25°C, AV_{DD} = DV_{DD} = 5 V, R_L = 10 kΩ connected to DV_{DD}/2, V_{REF} = GND, and C_L = 100 pF, unless otherwise noted.

Copyright © 2008–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS424C&partnum=PGA112) Feedback* 11

[PGA112](http://www.ti.com/product/pga112?qgpn=pga112), [PGA113,](http://www.ti.com/product/pga113?qgpn=pga113) [PGA116](http://www.ti.com/product/pga116?qgpn=pga116), [PGA117](http://www.ti.com/product/pga117?qgpn=pga117)

SBOS424C –MARCH 2008–REVISED NOVEMBER 2015 **www.ti.com**

Typical Characteristics (continued)

12 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS424C&partnum=PGA112) Feedback* Copyright © 2008–2015, Texas Instruments Incorporated

[PGA112](http://www.ti.com/product/pga112?qgpn=pga112), [PGA113,](http://www.ti.com/product/pga113?qgpn=pga113) [PGA116](http://www.ti.com/product/pga116?qgpn=pga116), [PGA117](http://www.ti.com/product/pga117?qgpn=pga117)

SBOS424C –MARCH 2008–REVISED NOVEMBER 2015 **www.ti.com**

EXAS

[PGA112](http://www.ti.com/product/pga112?qgpn=pga112), [PGA113,](http://www.ti.com/product/pga113?qgpn=pga113) [PGA116](http://www.ti.com/product/pga116?qgpn=pga116), [PGA117](http://www.ti.com/product/pga117?qgpn=pga117)

SBOS424C –MARCH 2008–REVISED NOVEMBER 2015 **www.ti.com**

NSTRUMENTS

EXAS

[PGA112](http://www.ti.com/product/pga112?qgpn=pga112), [PGA113,](http://www.ti.com/product/pga113?qgpn=pga113) [PGA116](http://www.ti.com/product/pga116?qgpn=pga116), [PGA117](http://www.ti.com/product/pga117?qgpn=pga117)

SBOS424C –MARCH 2008–REVISED NOVEMBER 2015 **www.ti.com**

NSTRUMENTS

FXAS

Typical Characteristics (continued)

18 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS424C&partnum=PGA112) Feedback* Copyright © 2008–2015, Texas Instruments Incorporated

Texas **INSTRUMENTS**

8 Detailed Description

8.1 Overview

The PGA112 and PGA113 devices (binary and scope gains) offer two analog inputs, a three-pin SPI interface, and software shutdown in an 10-pin VSSOP package. The PGA116 and PGA117 (binary and scope gains) offer 10 analog inputs, and hardware and software shutdown in a 20-pin TSSOP package.

All versions provide internal calibration channels for system-level calibration. The channels are tied to GND, 0.9 V_{CAL} , 0.1 V_{CAL} , and V_{REF} , respectively. V_{CAL} , an external voltage connected to Channel 0, is used as the system calibration reference. Binary gains are: 1, 2, 4, 8, 16, 32, 64, and 128; scope gains are: 1, 2, 5, 10, 20, 50, 100, and 200.

The PGA uses a SPI interface with daisy-chain capability, a standard serial peripheral interface (SPI). Both SPI Mode 0,0 and Mode 1,1 are supported, as shown in [Figure](#page-20-4) 56 and described in [Table](#page-21-0) 2.

8.2 Functional Block Diagram

8.3 Feature Description

Featuring low offset, low offset drift and low noise, the PGA11x series provides a flexible analog building block for a variety of applications. The PGA112 and PGA116 offer binary gains of 1, 2, 4, 8, 16, 32, 64, 128 and a 2 channel MUX while the PGA113 and PGA117 offer scope gains of 1, 2, 5, 10, 20, 50, 100, 200 and a 10 channel MUX.

8.4 Device Functional Modes

The PGA112 and PGA113 devices have a software shutdown mode, and the PGA116 and PGA117 devices offer both a hardware and software shutdown mode, see *Shutdown and [Power-On-Reset](#page-40-0) (POR)* for additional information. The PGA uses a standard serial peripheral interface (SPI). Both SPI Mode 0,0 and Mode 1,1 are supported. More information regarding serial communications, including daisy chaining can be found in *[Serial](#page-20-1) Interface [Information](#page-20-1)*.

8.5 Programming

Table 1. Frequency Response Versus Gain (C^L = 100 pf, RL= 10 kω)

Figure 55. Equivalent Input Circuit

8.6 Serial Interface Information

Figure 56. SPI Mode 0,0 And Mode 1,1

NSTRUMENTS

Serial Interface Information (continued)

(1) CPHA = 0 means sample on first clock edge (rising or falling) after a valid $\overline{\text{CS}}$.

 (2) CPHA = 1 means sample on second clock edge (rising or falling) after a valid $\overline{\text{CS}}$.

8.6.1 Serial Digital Interface: SPI Modes

The PGA uses a standard serial peripheral interface (SPI). Both SPI Mode 0,0 and Mode 1,1 are supported, as shown in [Figure](#page-20-4) 56 and described in [Table](#page-21-0) 2.

If there are not even-numbered increments of 16 clocks (that is, 16, 32, 64, and so forth) between \overline{CS} going low (falling edge) and CS going high (rising edge), the device takes no action. This condition provides reliable serial communication. Furthermore, this condition also provides a way to quickly reset the SPI interface to a known starting condition for data synchronization. Transmitted data are latched internally on the rising edge of CS.

On the PGA116 and PGA117 devices, CS, DIN, and SCLK are Schmitt-triggered CMOS logic inputs. DIN has a weak internal pulldown to support daisy-chain communications on the PGA116 and PGA117 devices. DOUT is a CMOS logic output. When \overline{CS} is high, the state of DOUT is high-impedance. When \overline{CS} is low, DOUT is driven as illustrated in [Figure](#page-21-1) 57.

Figure 57. Digital I/O Structure—PGA116 and PGA117

On the PGA112 and PGA113 devices, there are digital output and digital input gates both internally connected to the DIO pin. DIN is an input-only gate and DOUT is a digital output that can give a 3-state output. The DIO pin has a weak 10-μA pulldown current source to prevent the pin from floating in systems with a high-impedance SPI DOUT line. When \overline{CS} is high, the state of the internal DOUT gate is high-impedance. When \overline{CS} is low, the state of DIO depends on the previous valid SPI communication; either DIO becomes an output to clock out data or it remains an input to receive data. This structure is shown in [Figure](#page-21-2) 58.

Figure 58. Digital I/O Structure—PGA112 and PGA113

8.6.2 Serial Digital Interface: SPI Daisy-Chain Communications

To reduce the number of I/O port pins used on a microcontroller, the PGA116 and PGA117 support SPI daisychain communications with full read and write capability. A two-device daisy-chain configuration is shown in [Figure](#page-22-0) 59, although any number of devices can be daisy-chained. The SPI daisy-chain communication uses a common SCLK and CS line for all devices in the daisy chain, rather than each device requiring a separate CS line. The daisy-chain mode of communication routes data serially through each device in the chain by using its respective DIN and DOUT pins as shown. Special commands are used (see [Table](#page-28-0) 4) to ensure that data are written or read in the proper sequence. There is a special daisy-chain NOP command (No OPeration) which, when presented to the desired device in the daisy-chain, causes no changes in that respective device. Detailed timing diagrams for daisy-chain operation are shown in [Figure](#page-25-0) 63 through [Figure](#page-27-0) 65.

Figure 59. Daisy-Chain Read and Write Configuration

The PGA112 and PGA113 devices can be used as the last device in a daisy-chain as shown in [Figure](#page-22-1) 60 if *write-only* communication is acceptable, because the PGA112 and PGA113 devices have no separate DOUT pin to connect back to the microcontroller DIN pin to read back data in this configuration.

Figure 60. Daisy-Chain Write-Only Configuration

The maximum SCLK frequency that can be used in daisy-chain operation is directly related to SCLK rise and fall times, DIN setup time, and DOUT propagation delay. Any number of two or more devices have the same limitations because it is the timing considerations between adjacent devices that limit the clock speed.

[Figure](#page-23-0) 61 analyzes the maximum SCLK frequency for daisy-chain mode based on the circuit of [Figure](#page-22-0) 59. A clock rise and fall time of 10 ns is assumed to allow for extra bus capacitance that could occur as a result of multiple devices in the daisy-chain.

Figure 61. Daisy-Chain Maximum SCLK Frequency

www.ti.com SBOS424C –MARCH 2008–REVISED NOVEMBER 2015

Figure 62. SPI Serial Interface Timing Diagrams

[PGA112,](http://www.ti.com/product/pga112?qgpn=pga112) [PGA113](http://www.ti.com/product/pga113?qgpn=pga113), [PGA116,](http://www.ti.com/product/pga116?qgpn=pga116) [PGA117](http://www.ti.com/product/pga117?qgpn=pga117)

SBOS424C –MARCH 2008–REVISED NOVEMBER 2015 **www.ti.com**

Daisy-Chain SPI Write, Mode = 0,0 CS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 **SCLK** \Box TUTUT UT **DOUT** D15 XD14 XD13 XD12 XD11 XD10 X D9 X D8 X D7 X D6 X D5 X D4 X D3 X D2 XD1 XD0 X D15 XD14 XD13 XD12 XD1 XD10 X D9 X D8 XD5 XD4 XD3 XD2 XD1 XD0 **DIN1** Command U1 Command U2 **DOUT1** $\overline{D15}\chi\overline{D14}\chi\overline{D13}\chi\overline{D12}\chi\overline{D11}\chi\overline{D10}\chi\overline{D9}\chi\overline{D8}\chi\overline{D7}\chi\overline{D6}\chi\overline{D5}\chi\overline{D4}\chi\overline{D3}\chi\overline{D2}\chi\overline{D1}$ **DIN2** DOUT Hi-Z Pulled Low by DIN Weak Pull-Down Command U2

Daisy-Chain SPI Write, Mode = 1,1

Figure 64. SPI Daisy-Chain Read Timing Diagram (Mode 0,0)

SBOS424C –MARCH 2008–REVISED NOVEMBER 2015 **www.ti.com**

Figure 65. SPI Daisy-Chain Read Timing Diagram (Mode 1,1)

8.6.4 SPI Commands

Table 3. SPI Commands (PGA112 and PGA113)(1)(2)

(1) SDN = Shutdown mode. Enter Shutdown mode by issuing an SDN_EN command. Shutdown mode is cleared (returned to the last valid write configuration) by a SDN_DIS command or by any valid Write command.

(1) SDN = Shutdown Mode. Shutdown Mode is entered by an SDN_EN command. Shutdown Mode is cleared (returned to the last valid write configuration) by a SDN_DIS command or by any valid Write command.

0 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 READ 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 || G3 | G2 | G1 | G0 | CH3 | CH2 | CH1 | CH0 |WRITE

(2) POR (Power-on-Reset) value of internal Gain/Channel Register is all 0s; this value sets Gain = 1, $V_{\rm CAL}/CH0$ selected.

Table 5. Gain Selection Bits (PGA112 and PGA113)

[PGA112](http://www.ti.com/product/pga112?qgpn=pga112), [PGA113,](http://www.ti.com/product/pga113?qgpn=pga113) [PGA116](http://www.ti.com/product/pga116?qgpn=pga116), [PGA117](http://www.ti.com/product/pga117?qgpn=pga117)

SBOS424C –MARCH 2008–REVISED NOVEMBER 2015 **www.ti.com**

Table 6. MUX Channel Selection Bits

(1) $X =$ channel is not used.
(2) CAL1: connects to GND.

CAL1: connects to GND.

(3) CAL2: connects to 0.9 V_{CAL} .

(4) CAL3: connects to 0.1 V_{CAL} .

 (5) CAL4: connects to V_{REF} .

9 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The PGA11x family of devices are single-ended input, single-supply, programmable gain amplifiers (PGAs) with an input multiplexer. Multiplexer channel selection and gain selection are done through a standard SPI interface. The PGA112 and PGA113 have a two-channel input MUX and the PGA116 and PGA117 devices have a 10 channel input MUX. The PGA112 and PGA116 devices provide binary gain selections (1, 2, 4, 8, 16, 32, 64, 128) and the PGA113 and PGA117 devices provide scope gain selections (1, 2, 5, 10, 20, 50, 100, 200). All models use a split-supply architecture with an analog supply, AV_{DD} , and a digital supply, DV_{DD} . This split-supply architecture allows for ease of interface to analog-to-digital converters (ADCs) and microcontrollers in mixedsupply voltage systems, such as where the analog supply is 5 V and the digital supply is 3 V. Four internal calibration channels are provided for system-level calibration. The channels are tied to GND, 0.9 V_{CAI} , 0.1 V_{CAI} , and V_{REF}, respectively. V_{CAL}, an external voltage connected to V_{CAL}/CH0, acts as the system calibration reference. If V_{CAL} is the system ADC reference, then gain and offset calibration on the ADC are easily accomplished through the PGA11x devices using only one MUX input. If calibration is not used, then $V_{\text{CAL}}/CH0$ can be used as a standard MUX input. All four versions provide a V_{REF} pin that can be tied to ground or, for ease of scaling, to midsupply in single-supply systems where midsupply is used as a virtual ground. The PGA112 and PGA113 devices offer a software-controlled shutdown feature for low standby power. The PGA116 and PGA117 devices offer both hardware- and software-controlled shutdown for low standby power. The PGA112 and PGA113 devices have a 3-wire SPI digital interface; the PGA116 and PGA117 devices have a four-wire SPI digital interface. The PGA116 and PGA117 devices also have daisy-chain capability.

9.1.1 Op Amp: Input Stage

The PGA op amp is a rail-to-rail input and output (RRIO) single-supply op amp. The input topology uses two separate input stages in parallel to achieve rail-to-rail input. As [Figure](#page-31-0) 66 shows, there is a PMOS transistor on each input for operation down to ground; there is also an NMOS transistor on each input in parallel for operation to the positive supply rail. When the common-mode input voltage (that is, the single-ended input, because this PGA is configured internally for noninverting gain) crosses a level that is typically about 1.5 V less than the positive supply, there is a transition between the NMOS and PMOS transistors. The result of this transition appears as a small input offset voltage transition that is reflected to the output by the selected PGA gain. This transition may be either increasing or decreasing, and differs from part to part as described in [Figure](#page-31-1) 67 and [Figure](#page-31-2) 68. These figures illustrate possible differences in input offset voltage between two different devices when used with $AV_{DD} = 5$ V. Because the exact transition region varies from device to device, the *[Electrical](#page-5-0) [Characteristics:](#page-5-0)* $V_s = AV_{DD} = DV_{DD} = 5$ V table specifies an input offset voltage above and below this input transition region.

Application Information (continued)

Figure 67. VOS Versus Input Voltage—Case 1

Figure 68. VOS Versus Input Voltage—Case 2

9.1.2 Op Amp: General Gain Equations

[Figure](#page-32-0) 69 shows the basic configuration for using the PGA as a gain block. V_{OUT} / V_{IN} is the selected noninverting gain, depending on the model selected, for either binary or scope gains.

[PGA112,](http://www.ti.com/product/pga112?qgpn=pga112) [PGA113](http://www.ti.com/product/pga113?qgpn=pga113), [PGA116,](http://www.ti.com/product/pga116?qgpn=pga116) [PGA117](http://www.ti.com/product/pga117?qgpn=pga117) www.ti.com SBOS424C –MARCH 2008–REVISED NOVEMBER 2015

Application Information (continued)

Figure 69. PGA Used as a Gain Block

$$
V_{\text{OUT}} = G \times V_{\text{IN}}
$$

where

- $G = 1, 2, 4, 8, 16, 32, 64, and 128 (binary gains)$
- G = 1, 2, 5, 10, 20, 50, 100, and 200 (scope gains) (1)

[Figure](#page-32-1) 70 shows the PGA configuration and gain equations for $V_{REF} = AV_{DD}/2$. V_{OUT0} is V_{OUT} when CH0 is selected and V_{OUT1} is V_{OUT} when CH1 is selected. Notice the V_{REF} pin has no effect for G = 1 because the internal feedback resistor, R_F , is shorted out. This configuration allows for positive and negative voltage excursions around a midsupply virtual ground.

Figure 70. PGA112 and PGA113 Configuration for Positive and Negative Excursions Around Midsupply Virtual Ground

$$
V_{\text{OUTO}} = G \times V_{\text{INO}} - AV_{\text{DD}}/2 \times (G - 1)
$$

(2)

When: $G = 1$

Then: $V_{\text{OUT0}} = G \times V_{\text{INO}}$

$$
V_{\text{OUT0}} = G \times V_{\text{IN0}} - AV_{\text{DD}}/2 \times (G - 1)
$$
\n
$$
G = 1
$$
\n
$$
V_{\text{OUT0}} = G \times V_{\text{IN0}}
$$
\n
$$
V_{\text{OUT1}} = G \times (V_{\text{IN1}} + AV_{\text{DD}}/2) - AV_{\text{DD}}/2 \times (G - 1)
$$
\n
$$
V_{\text{OUT1}} = G \times V_{\text{IN1}} + AV_{\text{DD}}/2, \text{ where: } -AV_{\text{DD}}/2 < G \times V_{\text{IN1}} < +AV_{\text{DD}}/2
$$

where

- $G = 1, 2, 4, 8, 16, 32, 64, and 128 (binary gains)$
- G = 1, 2, 5, 10, 20, 50, 100, and 200 (scope gains) (3)

[Table](#page-33-0) 7 details the internal typical values for the op amp internal feedback resistor (R_F) and op amp internal input resistor (R_l) for both binary and scope gains.

STRUMENTS

Application Information (continued)

9.1.3 Op Amp: Frequency Response Versus Gain

[Table](#page-34-0) 8 documents how small-signal bandwidth and slew rate change correspond to changes in PGA gain.

Full power bandwidth (that is, the highest frequency that a sine wave can pass through the PGA for a given gain) is related to slew rate by [Equation](#page-33-1) 4:

SR (V/μs) = $2\pi f \times V_{\text{OP}}$ (1 × 10⁻⁶)

where

- $SR =$ Slew rate in $V/\mu s$
- \bullet f = Frequency in Hz
- $V_{OP} =$ Output peak voltage in volts (4) (4)

9.1.3.1 Example:

For $G = 8$, then $SR = 10.6$ V/ μs (slew rate rise is minimum slew rate).

For a 5-V system, choose 0.1 V < V_{OUT} < 4.9 V or V_{OUTPP} = 4.8 V or V_{OUTP} = 2.4 V.

SR (V/μs) = 2πf × V_{OP} (1 × 10⁻⁶).

10.6 = 2πf (2.4) (1 × 10⁻⁶) → f = 702.9 kHz

This example shows that a $G = 8$ configuration can produce a 4.8-V_{PP} sine wave with frequency up to 702.9 kHz. This computation only shows the theoretical upper limit of frequency for this example, but does not indicate the distortion of the sine wave. The acceptable distortion depends on the specific application. As a general guideline, maintain two to three times the calculated slew rate to minimize distortion on the sine wave. For this example, the application should only use $G = 8$, 4.8 V_{PP}, up to a frequency range of 234 kHz to 351 kHz, depending upon the acceptable distortion. For a given gain and slew rate requirement, check for adequate small-signal bandwidth (typical –3-dB frequency) to assure that the frequency of the signal can be passed without attenuation.

9.1.4 Analog MUX

The analog input MUX provides two input channels for the PGA112 and PGA113 devices and 10 input channels for the PGA116 and PGA117 devices. The MUX switches are designed to be break-before-make and thereby eliminate any concerns about shorting the two input signal sources together.

Four internal MUX CAL channels are included in the analog MUX for ease of system calibration. These CAL channels allow ADC gain and offset errors to be calibrated out. This calibration does not remove the offset and gain errors of the PGA for gains greater than 1, but most systems should see a significant increase in the ADC accuracy. In addition, these CAL channels can be used by the ADC to read the minimum and maximum possible voltages from the PGA. With these minimum and maximum levels known, the system architecture can be designed to indicate an out-of-range condition on the measured analog input signals if these levels are ever measured.

To use the CAL channels, $V_{CAL}/CH0$ must be permanently connected to the system ADC reference. There is a typical 100-kΩ load from V_{CAL}/CH0 to ground. [Table](#page-35-0) 9 illustrates how to use the CAL channels with V_{REF} = ground. [Table](#page-36-0) 10 describes how to use the CAL channels with $\rm V_{REF}$ = AV_{DD}/2. The $\rm V_{REF}$ pin must be connected to a source that is low-impedance for both DC and AC to maintain gain and nonlinearity accuracy. Worst-case current demand on the V_{REF} pin occurs when G = 1 because there is a 3.25-kΩ resistor between V_{OUT} and V_{REF}. For a 5-V system with AV_{DD}/2 = 2.5 V, the V_{REF} pin buffer must source and sink 2.5 V/3.25 kΩ = 0.7 mA minimum for a $\rm V_{\rm OUT}$ that can swing from ground to 5 V.

BINARY GAIN (V/V)	TYPICAL $-3dB$ FREQUENCY (MHz)	SLEW RATE- FALL $(V/\mu s)$	SLEW RATE- RISE $(V/\mu s)$	0.1% SETTLING TIME: $4V_{PP}$ (μs)	0.01% SETTLING TIME: $4V_{PP}$ (μs)	SCOPE GAIN (V/V)	TYPICAL $-3dB$ FREQUENCY (MHz)	SLEW RATE- FALL $(V/\mu s)$	SLEW RATE- RISE $(V/\mu s)$	0.1% SETTLING TIME: $4V_{PP}$ (μs)	0.01% SETTLING TIME: $4V_{PP}$ (μs)
	10	8	3	2	2.55		10	8	3	2	2.55
2	3.8	9	6.4	2	2.6	2	3.8	9	6.4	2	2.6
4	2	12.8	10.6	2	2.6	5	1.8	12.8	10.6	2	2.6
8	1.8	12.8	10.6	2	2.6	10	1.8	12.8	10.6	2.2	2.6
16	1.6	12.8	12.8	2.3	2.6	20	1.3	12.8	9.1	2.3	2.8
32	1.8	12.8	13.3	2.3	3	50	0.9	9.1	7.1	2.4	3.8
64	0.6	4	3.5	3	6	100	0.38	4	3.5	4.4	
128	0.35	2.5	2.5	4.8	8	200	0.23	2.3	$\overline{2}$	6.9	10

Table 8. Frequency Response versus Gain (C^L = 100 pf, RL= 10 kω)

Figure 71. Using CAL Channels With VREF = Ground

[PGA112](http://www.ti.com/product/pga112?qgpn=pga112), [PGA113,](http://www.ti.com/product/pga113?qgpn=pga113) [PGA116](http://www.ti.com/product/pga116?qgpn=pga116), [PGA117](http://www.ti.com/product/pga117?qgpn=pga117)

SBOS424C –MARCH 2008–REVISED NOVEMBER 2015 **www.ti.com**

Table 9. Using the MUX CAL Channels With VREF = GND $(AV_{DD} = 3 V, DV_{DD} = 3 V, ADC Ref = 2.5 V, and $V_{REF} = GND$)$

36 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS424C&partnum=PGA112) Feedback* Copyright © 2008–2015, Texas Instruments Incorporated

Table 10. Using the MUX CAL Channels With $V_{REF} = AV_{DD}/2$ $(Xv_{DD} = 3 V, DV_{DD} = 3 V, ADC Ref = 3 V, and $V_{REF} = 1.5 V$ (continued)$

 $(N_{\text{DD}} = 3 \text{ V}, \text{DV}_{\text{DD}} = 3 \text{ V}, \text{ADC Ref} = 3 \text{ V}, \text{and } V_{\text{REF}} = 1.5 \text{ V}$

9.1.5 System Calibration Using The PGA

Analog-to-digital converters (ADCs) contain two major errors that can be easily removed by calibration at a system level. These errors are gain error and offset error, as shown in [Figure](#page-37-0) 73. [Figure](#page-37-0) 73 shows a typical transfer function for a 12-bit ADC. The analog input is on the x-axis with a range from 0 V to (V_{REF_ADC} – 1LSB), where V_{REF_ADC} is the ADC reference voltage. The y-axis is the hexadecimal equivalent of the digital codes that result from ADC conversions. The dotted red line represents an ideal transfer function with *0000h* representing 0 V analog input and OFFFh representing an analog input of (V_{REF_ADC} – 1LSB). The solid blue line illustrates the offset error. Although the solid blue line includes both offset error and gain error, at an analog input of 0 V the offset error voltage, $V_{Z\text{ACTUAL}}$, can be measured. The dashed black line represents the transfer function with gain error. The dashed black line is equivalent to the solid blue line without the offset error, and can be measured and computed using V_{Z_A CTUAL and V_{Z_B} _{DEAL}. The difference between the dashed black line and the dotted red line is the gain error. Gain and offset error can be computed by taking zero input and full-scale input readings. Using these error calculations, compute a calibrated ADC reading to remove the ADC gain and offset error.

Figure 73. ADC Offset and Gain Error

In practice, the zero input (0 V) or full-scale input (V_{REF_ADC} – 1LSB) of ADCs cannot always be measured because of internal offset error and gain error. However, if measurements are made very close to the full-scale input and the zero input, both zero and full-scale can be calibrated very accurately with the assumption of linearity from the calibration points to the desired end points of the ADC ideal transfer function. For the zero calibration, choose 10%VREF_ADC; this value should be above the internal offset error and sufficiently out of the noise floor range of the ADC. For the gain calibration, choose $90\%V_{REF\,ADC}$; this value should be less than the internal gain error and sufficiently below the tolerance of V_{REF} . These key points can be summarized in this way:

For zero calibration:

- The ADC cannot read the ideal zero because of offset error
- Must be far enough above ground to be above noise floor and ADC offset error
- Therefore, choose 10% V_{REF_ADC} for zero calibration

For gain calibration:

- The ADC cannot read the ideal full-scale because of gain error
- Must be far enough below full-scale to be below the V_{REF} tolerance and ADC gain error
- Therefore, choose $90\%V_{REF}$ ADC for gain calibration

The 12-bit ADC example in [Figure](#page-38-0) 74 illustrates the technique for calibrating an ADC using a 10%V_{REF_ADC} and 90% $V_{REF_{ADC}}$ reading where $V_{REF_{ADC}}$ is the ADC reference voltage. The 10% V_{REF} reading also contains a gain error because it is not a $V_{IN} = 0$ calibration point. First, use the 90% V_{REF} and 10% V_{REF} points to compute the measured gain error. The measured gain error is then used to remove the gain error from the 10% V_{REF} reading, giving a measured 10% V_{REF} number. The measured 10% V_{REF} number is used to compute the measured offset error.

38 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS424C&partnum=PGA112) Feedback* Copyright © 2008–2015, Texas Instruments Incorporated

Figure 74. 12-Bit Example of ADC Calibration for Gain and Offset Error

The gain error and offset error in ADC readings can be calibrated by using 10%V_{REF_ADC} and 90%V_{REF_ADC} calibration points. Because the calibration is ratiometric to V_{REF_ADC}, the exact value of V_{REF_ADC} does not need to be known in the end application.

Follow these steps to compute a calibrated ADC reading:

1. Take the ADC reading at V_{IN} = 90% \times V_{REF} and V_{IN} = 10% \times V_{REF}. The ADC readings for 10%V_{REF} and 90% V_{REF} are taken.

$$
V_{REF}90 = 0.9(V_{REF_{ADC}})
$$
\n
$$
V_{REF}10 = 0.1(V_{REF_{ADC}})
$$
\n
$$
V_{MEAS}90 = ADC_{MEASUREMENT} \text{ at } V_{REF}90
$$
\n
$$
V_{MEAS}10 = ADC_{MEASUREMENT} \text{ at } V_{REF}10
$$
\n(8)

2. Compute the ADC measured gain. The slope of the curve connecting the measured $10\%V_{REF}$ and measured 90% V_{REF} point is computed and compared to the slope between the ideal 10% V_{REF} and ideal 90% V_{REF} . This result is the measured gain.

$$
G_{MEAS} = \frac{V_{MEAS}90 - V_{MEAS}10}{V_{REF}90 - V_{REF}10}
$$
\n(9)

3. Compute the ADC measured offset. The measured offset is computed by taking the difference between the measured 10% V_{REF} and the (ideal 10% V_{REF}) × (measured gain).

$$
O_{MEAS} = V_{MEAS}10 - (V_{REF}10 \times G_{MEAS})
$$
\n(10)

4. Compute the calibrated ADC readings.

 $V_{AD, MEAS} = Any V_{IN} ADC_{MEAS UPEMENT}$

$$
V_{\text{ADC_CAL}} = \frac{V_{\text{AD_MEAS}} - O_{\text{MEAS}}}{G_{\text{MEAS}}} \tag{12}
$$

(11)

FXAS NSTRUMENTS

Any ADC reading can therefore be calibrated by removing the gain error and offset error. The measured offset is subtracted from the ADC reading and then divided by the measured gain to give a corrected reading. If this calibration is performed on a timed basis, relative to the specific application, gain and offset error over temperature are also removed from the ADC reading by calibration.

For example; given:

- 12-Bit ADC
- ADC Gain Error = 6 LSB
- ADC Offset Error = 4 LSB
- ADC Reference ($V_{REF\ ADC}$) = 5 V
- Temperature = 25° C

[Table](#page-39-0) 11 shows the resulting system accuracy.

Table 11. Bits of System Accuracy(1) (To 0.5 LSB)

(1) Difference in maximum input offset voltage for $V_{IN} = 10\%V_{REF_ADC}$ and $V_{IN} = 90\%V_{REF_ADC}$ is the reason for different accuracies.

9.1.6 Driving and Interfacing to ADCs

CDAC SAR ADCs contain an input sampling capacitor, C_{SH} , to sample the input signal during a sample period as shown in [Figure](#page-39-1) 75. After the sample period, C_{SH} is removed from the input signal. Subsequent comparisons of the charge stored on C_{SH} are performed during the ADC conversion process. To achieve optimal op amp stability, input signal settling, and the demands for charge from the input signal conditioning circuitry, most ADC applications are optimized by the use of a resistor ($R_{F|LT}$) and capacitor ($C_{F|LT}$) filter placed between the op amp output and ADC input. For the PGA112 and PGA113 devices, or the PGA116 and PGA117 devices, setting C_{FILT} $=$ 1 nF and R_{FILT} = 100 Ω yields optimum system performance for sampling converters operating at speeds up to 500 kHz, depending upon the application settling time and accuracy requirements.

9.1.7 Power Supplies

[Figure](#page-40-1) 76 shows a typical mixed-supply voltage system where the analog supply, AV_{DD} , is 5 V and the digital supply voltage, DV_{DD} , is 3 V. The analog output stage of the PGA and the SPI interface digital circuitry are both powered from DV_{DD}. When considering the power required for DV_{DD}, use the *Electrical [Characteristics:](#page-5-0)* $V_s =$ $AV_{DD} = DV_{DD} = 5$ $AV_{DD} = DV_{DD} = 5$ $AV_{DD} = DV_{DD} = 5$ V table and add any load current anticipated on V_{OUT} ; this load current must be provided by DV_{DD} . This split-supply architecture ensures compatible logic levels with the microcontroller. It also ensures that the PGA output cannot run the input for the onboard ADC into an overvoltage condition; this condition could cause device latch-up and system lock-up, and require power-supply sequencing. Each supply pin should be individually bypassed with a 0.1 μ F ceramic capacitor directly at the device to ground. If there is only one power supply in the system, AV_{DD} and DV_{DD} can both be connected to the same supply; however, TI recommends using individual bypass capacitors directly at each respective supply pin to a single point ground. V_{OUT} is diode-clamped to AV_{DD} (as shown in [Figure](#page-40-1) 76); therefore, set DV_{DD} less than or equal to AV_{DD} + 0.3 V. DV_{DD} and AV_{DD} must be within the operating voltage range of 2.2 V to 5.5 V.

At initial power-on, the state of the PGA is $G = 1$ and Channel 0 active.

NOTE For most applications, set $AV_{DD} \ge DV_{DD}$ to prevent V_{OUT} from driving current into AV_{DD} and raising the voltage level of AV_{DD}

9.1.8 Shutdown and Power-On-Reset (POR)

The PGA112 and PGA113 devices have a software shutdown mode, and the PGA116 and PGA117 devices offer both a hardware and software shutdown mode. When the PGA11x is shut down, it goes into a low-power standby mode. The *Electrical [Characteristics:](#page-5-0)* $V_s = AV_{DD} = DV_{DD} = 5$ V table details the current draw in shutdown mode with and without the SPI interface being clocked. In shutdown mode, R_F and R_l remain connected between V_{OUT} and V_{REF} .

When DV_{DD} is less than 1.6 V, the digital interface is disabled and the channel and gain selections are held to the respective POR states of Gain = 1 and Channel = $V_{CAL}/CH0$. When DV_{DD} is above 1.8 V, the digital interface is enabled and the POR gain and channel states remain unchanged until a valid SPI communication is received.

Figure 76. Split Power-Supply Architecture: AV_{DD} ≠ Dv_{DD}

Figure 77. PGA112, PGA113 (VSSOP-10) Typical Application Schematic

9.1.9 Typical Connections: PGA116, PGA117 (TSSOP-20)

9.2 Typical Applications

9.2.1 Bipolar Input to Single-Supply Scaling

Figure 79. Bipolar to Single-Ended Input Algorithm

9.2.1.1 Design Requirements

Table 12. Bipolar to Single-Ended Input Scaling(1)(2)

(1) Scaling is based on 0.02(V $_{\sf{REF}_ADC}$) to 0.98(V $_{\sf{REF}_ADC}$), using standard 0.1% resistor values.

(2) Assumes symmetrical V_{IN} and symmetrical scaling for CH1 input minimum and maximum.

SBOS424C –MARCH 2008–REVISED NOVEMBER 2015 **www.ti.com**

9.2.1.2 Detailed Design Procedure

This process assumes a symmetrical V_{IN1} and that symmetrical scaling is used for CH1 input minimum and maximum values. The following steps give the algorithm to compute resistor values for references not listed in [Table](#page-42-1) 12.

Step 1: Choose the following:

- a. $V_{REF\ ADC} = 2.5 \ V (ADC reference voltage)$
- b. $|V_{IN1}| = 5$

(magnitude of V_{IN} , assuming scaling is for $\pm V_{IN1}$)

c. Choose R_B as a standard resistor value. The input on-channel current multiplied by R_B should be less than the input offset voltage, such that R_B is not a major source of inaccuracy.

 R_B = 10 kΩ (select as a starting value for resistors)

d. For the most negative V_{IN1}, choose the percentage (in decimal format) of V_{REF_ADC} desired at the ADC input.

 $k_{VQ} = 0.02$

(CH1 input = k_{VO} × V_{REF} a_{DC} when V_{IN1} = $-V_{IN1}$)

e. For the most positive V_{IN1}, choose the percentage (in decimal format) of V_{REF ADC} desired at the ADC input. Because this scaling is based on symmetry, k_{VQ+} must be the same percentage away from $V_{REF\ ADC}$ at the upper limit as at the lower limit where $k_{\text{VO-}}$ is computed.

 $k_{VO+} = 1 - k_{VO-}$

 k_{VO+} = 1 – 0.02 = 0.98

(CH1 input = $k_{VO+} \times V_{REF\ ADC}$ when $V_{IN1} = +V_{IN1}$)

Step 2: Compute the following:

a. To simplify analysis, create one constant called k_{VO} .

$$
k_{\text{VO}} = k_{\text{VO-}} - k_{\text{VO-}} \tag{13}
$$
\n
$$
0.96 = 0.98 - 0.02
$$

b. A constant, g, is created to simplify resistor value computations.

$$
g = \frac{k_{\text{VO}} \times V_{\text{REF_ADC}}}{2 \times |V_{\text{INI}}| - k_{\text{VO}} \times V_{\text{REF_ADC}}}
$$

$$
0.315789474 = \frac{0.96 \times 2.5}{2 \times 5 - 0.96 \times 2.5}
$$
 (14)

c. R_A is now selected from the starting value of R_B and the g constant.

$$
R_A = \frac{2 \times R_B \times g}{1 - g}
$$

$$
9.23077k\Omega = \frac{2 \times 10k\Omega \times 0.315789474}{1 - 0.315789474}
$$
\n(15)

d. R_X can now be computed from the starting value of R_B and the computed value for R_A .

$$
R_{X} = \frac{R_{B} \times R_{A}}{R_{B} + R_{A}}
$$

$$
4.81k\Omega = \frac{10k\Omega \times 9.23077k\Omega}{10k\Omega + 9.23077k\Omega}
$$
\n
$$
(16)
$$

9.2.1.3 Application Curve

Figure 80. Voltage (V) vs Time (s)

SBOS424C –MARCH 2008–REVISED NOVEMBER 2015 **www.ti.com**

EXAS **NSTRUMENTS**

9.2.2 Typical Application: General-Purpose Input Scaling

[Figure](#page-45-1) 81 is an example application that demonstrates the flexibility of the PGA for general-purpose input scaling. V_{INO} is a ±100-mV input that is ac-coupled into CH0. The PGA112 and PGA113 are powered from a 5-V supply voltage, V_S, and configured with the V_{REF} pin connected to V_S/2 (2.5 V). V_{CH0} is the ±100-mV input, level-shifted and centered on $V_S/2$ (2.5 V). A gain of 20 is applied to CH0, and because of the PGA113 configuration, the output voltage at V_{OUT} is ± 2 V centered on $V_{\text{S}}/2$ (2.5 V).

CH1 is set to G = 1; through a resistive divider and scalar network, we can read \pm 5 V or 0 V. This setting provides bipolar to single-ended input scaling. [Table](#page-42-1) 12 summarizes the scaling resistor values for R_A , R_X , and R_B for different ADC Ref voltages. V_{REF_ADC} is the reference voltage used for the ADC connected to the PGA112 and PGA113 output. It is assumed the ADC input range is 0 V to V_{REF_ADC}. The *[Table](#page-42-1)* 12 section gives the algorithm to compute resistor values for references not listed in [Table](#page-42-1) 12. As a general guideline, R_B should be chosen such that the input on-channel current multiplied by R_B is less than or equal to the input offset voltage. This value ensures that the scaling network contributes no more error than the input offset voltage. Individual applications may require other design trade-offs.

Figure 81. General-Purpose Input Scaling

10 Power Supply Recommendations

Power-supply bypass: Bypass each power-supply pin separately. Use a ceramic capacitor connected directly from the power-supply pin to the ground pin of the IC on the same PCB plane. Vias can then be used to connect to ground and voltage planes. This configuration keeps parasitic inductive paths out of the local bypass for the PGA. Good analog design practice dictates the use of a large value tantalum bypass capacitor on the PCB for each respective voltage.

11 Layout

11.1 Layout Guidelines

11.1.1 High Gain and Wide Bandwidth Considerations

As a result of the combination of wide bandwidth and high gain capability of the PGA112 and PGA113 devices and PGA116 and PGA117 devices, there are several printed-circuit-board (PCB) design and system recommendations to consider for optimum application performance.

- 1. **Power-supply bypass:** Refer to *Power Supply [Recommendations](#page-45-0)*.
- 2. Signal trace routing: Keep V_{OUT} and other low impedance traces away from MUX channel inputs that are high impedance. Poor signal routing can cause positive feedback, unwanted oscillations, or excessive overshoot and ringing on step-changing signals. If the input signals are particularly noisy, separate MUX input channels with guard traces on either side of the signal traces. Connect the guard traces to ground near the PGA and at the signal entry point into the PCB. On multilayer PCBs, ensure that there are no parallel traces near MUX input traces on adjacent layers; capacitive coupling from other layers can be a problem. Use ground planes to isolate MUX input signal traces from signal traces on other layers.

Additionally, group and route the digital signals into the PGA as far away as possible from the analog MUX input signals. Most digital signals are fast rise and fall time signals with low-impedance drive capability that can easily couple into the high-impedance inputs of the input MUX channels. This coupling can create unwanted noise that gains up to V_{OUT} .

3. **Input MUX channels and source impedance:** Input MUX channels are high-impedance; when combined with high gain, the channels can pick up unwanted noise. Keep the input signal sources low-impedance (< 10 kΩ). Also, consider bypassing input MUX channels with a ceramic bypass capacitor directly at the MUX input pin. Bypass capacitors greater than 100 pF are recommended. Lower impedances and a bypass capacitor placed directly at the input MUX channels keep crosstalk between channels to a minimum as a result of parasitic capacitive coupling from adjacent PCB traces and pin-to-pin capacitance.

11.2 Layout Example

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- *Shelf-Life Evaluation of Lead-Free Component Finishes*, [SZZA046](http://www.ti.com/lit/pdf/szza046).
- *PGA112/113EVM Users Guide*, [SBOU073](http://www.ti.com/lit/pdf/sbou073).

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 13. Related Links

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

TI E2E™ Online [Community](http://e2e.ti.com) *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design [Support](http://support.ti.com/) *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. SPI is a trademark of Motorola. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2008–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS424C&partnum=PGA112) Feedback* 49

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

STRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2023

TEXAS INSTRUMENTS

www.ti.com 20-Dec-2023

TUBE

B - Alignment groove width

*All dimensions are nominal

PACKAGE OUTLINE

PW0020A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0020A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0020A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

DGS0010A VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.

EXAMPLE BOARD LAYOUT

DGS0010A VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGS0010A VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.

^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated