



Order

Now





TLV62569, TLV62569P

SLVSDG1C - DECEMBER 2016-REVISED OCTOBER 2017

TLV62569 2-A High Efficiency Synchronous Buck Converter in SOT Package

Features 1

Texas

Up to 95% Efficiency

INSTRUMENTS


- Low $R_{\text{DS(ON)}}$ Switches 100 m Ω / 60 m Ω
- 2.5-V to 5.5-V Input Voltage Range
- Adjustable Output Voltage from 0.6 V to VIN
- Power Save Mode for Light Load Efficiency
- 100% Duty Cycle for Lowest Dropout
- 35-µA Operating Quiescent Current
- 1.5-MHz Typical Switching Frequency
- Power Good Output
- **Over Current Protection**
- Internal Soft Startup
- **Thermal Shutdown Protection**
- Available in SOT Package
- Pin-to-Pin Compatible with TLV62568
- Create a Custom Design Using the TLV62569 With the WEBENCH[®] Power Designer

Applications 2

- General Purpose POL Supply
- Set Top Box
- Network Video Camera
- Wireless Router
- Hard Disk Driver

Description 3

The TLV62569 device is a synchronous step-down buck DC-DC converter optimized for high efficiency and compact solution size. The device integrates switches capable of delivering an output current up to 2 A.



At medium to heavy loads, the device operates in pulse width modulation (PWM) mode with 1.5-MHz switching frequency. At light load, the device automatically enters Power Save Mode (PSM) to maintain high efficiency over the entire load current range. In shutdown, the current consumption is reduced to less than 2 µA.

The TLV62569 provides an adjustable output voltage via an external resistor divider. An internal soft start circuit limits the inrush current during startup. Other features like over current protection, thermal shutdown protection and power good are built-in. The device is available in a SOT23 and SOT563 package.

Device Information(1)


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV62569DBV	SOT23 (5)	2.00 mm + 2.80 mm
TLV62569PDDC	SOT23 (6)	2.90 mm × 2.80 mm
TLV62569DRL	SOT563 (6)	1.60 mm x 1.60 mm
TLV62569PDRL	SOT563 (6)	1.60 mm x 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Device Comparison

PART NUMBER	FUNCTION	MARKING SYMBOL
TLV62569DBV	-	16AF
TLV62569PDDC	Power Good	7G
TLV62569DRL	-	19D
TLV62569PDRL	Power Good	19E

Efficiency at 5-V Input Voltage





Features 1

Applications 1 Description 1

Revision History..... 2 Pin Configuration and Functions 3

ESD Ratings..... 4

Recommended Operating Conditions 4

Thermal Information 4

Electrical Characteristics...... 4 6.6 Typical Characteristics 5

7.2 Functional Block Diagrams 6 7.4 Device Functional Modes......7

2

Table of Contents

8	Арр	lication and Implementation	8
	8.1	Application Information	8
	8.2	Typical Application	
9	Pow	er Supply Recommendations1	2
10	Lay	out1	3
	10.1	Layout Guidelines1	3
	10.2	Layout Example 1	3
	10.3	Thermal Considerations 1	3
11	Dev	ice and Documentation Support1	4
	11.1	Device Support 1	4
	11.2	Documentation Support 1	4
	11.3	Receiving Notification of Documentation Updates 1	4
	11.4	Community Resources1	4
	11.5	Trademarks 1	4
	11.6	Electrostatic Discharge Caution 1	5
	11.7	Glossary 1	5
12	Mec	hanical, Packaging, and Orderable	
		rmation 1	5

4 Revision History

1

2

3 4

5 6

7

6.2

6.3

6.4 6.5

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision B (July 2017) to Revision C	Page
•	Changed TLV62569DRL and TLV62569PDRL to production status	1
•	Added marking symbols for TLV62569DRL and TLV62569PDRL in the Device Comparison table	1
•	Added DRL package thermal information	4
•	Corrected editorial error of EN pin threshold voltage	4
•	Added current limit for TLV62569DRL and TLV62569PDRL	5
•	Added TLV62569PDRL layout example	13

Changes from Revision A (March 2017) to Revision B

•	Changed TLV62569PDDC to production status	1
•	Moved Device Comparison table to page 1	1
•	Added DDC package thermal information	4
•	Added startup time of TLV62569PDDC	4

Changes from Original (December 2016) to Revision A

•	Added WEBENCH® Model	·
---	----------------------	---

www.ti.com

STRUMENTS


EXAS

Page

Page




5 Pin Configuration and Functions




SOT23-5

DBV Package



SOT23-6



SOT563-6

DRL Package

(Top View)

Pin Functions

PIN NUMBER					DECODIDION			
NAME	SOT23-5	SOT23-6	SOT563-6	I/O/PWR	DESCRIPTION			
EN	1	1	5	I	Device enable logic input. Logic high enables the device, logic low disables the device and turns it into shutdown. Do not leave floating			
GND	2	2	2	PWR	Ground pin.			
SW	3	3	4	PWR	Switch pin connected to the internal FET switches and inductor terminal. Connect the inductor of the output filter to this pin.			
VIN	4	4	3	PWR	Power supply voltage input.			
PG	-	5	6	0	Power good open drain output pin for TLV62569P. The pull-up resistor should not be connected to any voltage higher than 5.5V. If it's not used, leave the pin floating.			
FB	5	6	1	I	Feedback pin for the internal control loop. Connect this pin to an external feedback divider.			
NC	-	-	6	0	No connection pin for TLV62569DRL. The pin can be connected to the output or the ground. Or leave it floating.			

6 Specifications

6.1 Absolute Maximum Ratings

Over operating temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage ⁽²⁾ Operating	VIN, EN, PG	-0.3	6	V
	SW (DC)	-0.3	V _{IN} +0.3	V
	SW (AC, less than 10ns) ⁽³⁾	-3.0	9	V
	FB	-0.3	5.5	V
Operatin	g junction temperature, T _J	-40	150	°C
Storage	temperature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and the device is not switching. Functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) While switching

Copyright © 2016–2017, Texas Instruments Incorporated

TLV62569, TLV62569P

SLVSDG1C-DECEMBER 2016-REVISED OCTOBER 2017

www.ti.com

STRUMENTS

EXAS

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) E	Electrostatia discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (1)

(2)

6.3 Recommended Operating Conditions⁽¹⁾

		MIN	TYP	MAX	UNIT
V _{IN}	Input voltage	2.5		5.5	V
V _{OUT}	Output voltage	0.6		V _{IN}	V
I _{OUT}	Output current	0		2	А
TJ	Operating junction temperature	-40		125	°C
I _{SINK_PG}	Sink current at PG pin			1	mA

(1) Refer to the Application and Implementation section for further information.

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DBV (5 Pins)	DDC (6 Pins)	DRL (6 Pins)	UNIT
R_{\thetaJA}	Junction-to-ambient thermal resistance	188.2	106.2	146.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	137.5	52.9	51.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	41.2	31.2	27.0	°C/W
ΨJT	Junction-to-top characterization parameter	31.4	11.3	2.2	°C/W
Ψјв	Junction-to-board characterization parameter	40.6	31.6	27.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

$V_{IN} = 5.0 \text{ V}, \text{ T}_{J} = 25^{\circ}\text{C}, \text{ unless otherwise noted}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	(
l _Q	Quiescent current into VIN pin	Not switching		35		uA
I _{SD}	Shutdown current into VIN pin	EN = 0 V		0.1	2	μA
N/	Under voltage lock out	V _{IN} falling		2.3	2.45	V
V _{UVLO}	Under voltage lock out hysteresis			100		mV
-		Junction temperature rising		150		°C
T _{JSD}	Thermal shutdown	Junction temperature falling		130		
LOGIC I	NTERFACE					
V _{IH}	High-level threshold at EN pin	2.5 V ≤ V _{IN} ≤ 5.5 V		0.95	1.2	V
V _{IL}	Low-level threshold at EN pin	$2.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}$	0.4	0.85		V
		TLV62569DBV		800		
t _{SS}	Soft startup time	TLV62569PDDC, TLV62569DRL, TLV62569PDRL		900		μs
.,		V _{FB} rising, referenced to V _{FB} nominal		95%		
V _{PG}	Power good threshold	V _{FB} falling, referenced to V _{FB} nominal		90%		
V _{PG,OL}	Power good low-level output voltage	I _{SINK} = 1 mA			0.4	V
I _{PG,LKG}	Input leakage current into PG pin	V _{PG} = 5.0 V		0.01		μA
t _{PG,DLY}	Power good delay time	V _{FB} falling		40		μs
OUTPU	Г	•				
V _{FB}	Feedback regulation voltage		0.588	0.6	0.612	V




Electrical Characteristics (continued)

 V_{IN} = 5.0 V, T_J = 25°C, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Р	High-side FET on resistance			100		
R _{DS(on)}	Low-side FET on resistance			60		mΩ
		TLV62569DBV, TLV62569PDDC	3			•
LIM	High-side FET current limit	TLV62569DRL, TLV62569PDRL	2.5		A	
f _{SW}	Switching frequency	V _{OUT} = 2.5 V		1.5		MHz

6.6 Typical Characteristics



7 Detailed Description

7.1 Overview

The TLV62569 is a high-efficiency synchronous step-down converter. The device operates with an adaptive off time with peak current control scheme. The device operates at typically 1.5-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. Based on the V_{IN}/V_{OUT} ratio, a simple circuit sets the required off time for the low-side MOSFET. It makes the switching frequency relatively constant regardless of the variation of input voltage, output voltage, and load current.

7.2 Functional Block Diagrams




Figure 4. TLV62569 Functional Block Diagram

7.3 Feature Description

7.3.1 Power Save Mode

The device automatically enters Power Save Mode to improve efficiency at light load when the inductor current becomes discontinuous. In Power Save Mode, the converter reduces switching frequency and minimizes current consumption. In Power Save Mode, the output voltage rises slightly above the nominal output voltage. This effect is minimized by increasing the output capacitor.

7.3.2 100% Duty Cycle Low Dropout Operation

The device offers a low input-to-output voltage differential by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. The minimum input voltage to maintain output regulation, depending on the load current and output voltage, is calculated as:

 $V_{IN(MIN)} = V_{OUT} + I_{OUT} \times (R_{DS(ON)} + R_L)$

where

- R_{DS(ON)} = High side FET on-resistance
- R_L = Inductor ohmic resistance (DCR)



6



Feature Description (continued)

7.3.3 Soft Startup

After enabling the device, internal soft startup circuitry ramps up the output voltage which reaches nominal output voltage during a startup time. This avoids excessive inrush current and creates a smooth output voltage rise slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

The TLV62569 is able to start into a pre-biased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to its nominal value.

7.3.4 Switch Current Limit

The switch current limit prevents the device from high inductor current and drawing excessive current from a battery or input voltage rail. Excessive current might occur with a heavy load or shorted output circuit condition. The TLV62569 adopts the peak current control by sensing the current of the high-side switch. Once the high-side switch current limit is reached, the high-side switch is turned off and low-side switch is turned on to ramp down the inductor current with an adaptive off-time.

7.3.5 Under Voltage Lockout

To avoid mis-operation of the device at low input voltages, under voltage lockout is implemented that shuts down the device at voltages lower than V_{UVLO} with $V_{HYS \ UVLO}$ hysteresis.

7.3.6 Thermal Shutdown

The device enters thermal shutdown once the junction temperature exceeds the thermal shutdown rising threshold, T_{JSD} . Once the junction temperature falls below the falling threshold, the device returns to normal operation automatically.

7.4 Device Functional Modes

7.4.1 Enabling/Disabling the Device

The device is enabled by setting the EN input to a logic High. Accordingly, a logic Low disables the device. If the device is enabled, the internal power stage starts switching and regulates the output voltage to the set point voltage. The EN input must be terminated and should not be left floating.

7.4.2 Power Good

The TLV62569P has a power good output. The PG pin goes high impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power good output requires a pull-up resistor connecting to any voltage rail less than 5.5 V. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used.

	DEVICE CONDITIONS	LOGIC	STATUS
	Device conditions	HIGH Z	LOW
Freeble	$EN = High, V_{FB} \ge V_{PG}$	\checkmark	
Enable	$EN = High, V_{FB} \le V_{PG}$		
Shutdown	EN = Low		\checkmark
Thermal Shutdown	$T_{\rm J} > T_{\rm JSD}$		\checkmark
UVLO	$1.4 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{UVLO}}$		\checkmark
Power Supply Removal	$V_{IN} \le 1.4 V$		

Table 1. PG Pin Logic

Copyright © 2016–2017, Texas Instruments Incorporated

8 Application and Implementation


NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

8.2 Typical Application





8.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	2.5 V to 5.5 V
Output voltage	1.8 V
Maximum output current	2.0 A

Table 3 lists the components used for the example.

Table 3. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER ⁽¹⁾
C1	4.7 µF, Ceramic Capacitor, 10 V, X7R, size 0805, GRM21BR71A475KA73L	Murata
C2	10 µF, Ceramic Capacitor, 10 V, X7R, size 0805, GRM21BR71A106KE51L	Murata
L1	2.2 µH, Power Inductor, size 4mmx4mm, XAL4020-222ME	Coilcraft
R1,R2,R3	Chip resistor,1%,size 0603	Std.
C3	Optional, 6.8 pF if it is needed	Std.

(1) See Third-party Products Disclaimer

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TLV62569 device with the WEBENCH® Power Designer.



TLV62569, TLV62569P SLVSDG1C – DECEMBER 2016–REVISED OCTOBER 2017

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Setting the Output Voltage

An external resistor divider is used to set output voltage according to Equation 2.

When sizing R2, in order to achieve low current consumption and acceptable noise sensitivity, use a maximum of 200 k Ω for R2. Larger currents through R2 improve noise sensitivity and output voltage accuracy but increase current consumption.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.6V \times \left(1 + \frac{R1}{R2}\right)$$
(2)

A feed forward capacitor, C3 improves the loop bandwidth to make a fast transient response (shown in Figure 19). 6.8-pF capacitance is recommended for R2 of 100-k Ω resistance. A more detailed discussion on the optimization for stability vs. transient response can be found in SLVA289.

8.2.2.3 Output Filter Design

The inductor and output capacitor together provide a low-pass filter. To simplify this process, Table 4 outlines possible inductor and capacitor value combinations. Checked cells represent combinations that are proven for stability by simulation and lab test. Further combinations should be checked for each individual application.

V DVI	L [µH] ⁽¹⁾	С _{ОUT} [µF] ⁽²⁾									
V _{OUT} [V]	с (рп) (/	4.7	10	22	2 x 22	100					
0.6 ≤ V _{OUT} < 1.2	1				+						
	2.2				++ ⁽³⁾						
1.2 ≤ V _{OUT} < 1.8	1			+	+						
	2.2			++ ⁽³⁾	+						
1.8 ≤ V _{OUT}	1		+	+	+						
	2.2		++ ⁽³⁾	+	+						

Table 4. Matrix of Output Capacitor and Inductor Combinations

(1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.

(2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by +20% and -50%.

(3) This LC combination is the standard value and recommended for most applications.

TLV62569, TLV62569P

SLVSDG1C - DECEMBER 2016 - REVISED OCTOBER 2017

TEXAS INSTRUMENTS

www.ti.com

8.2.2.4 Inductor Selection

The main parameters for inductor selection is inductor value and then saturation current of the inductor. To calculate the maximum inductor current under static load conditions, Equation 3 is given:

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I}{2}$$

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$

where:

- I_{OUT,MAX} is the maximum output current
- ΔI_L is the inductor current ripple
- f_{SW} is the switching frequency
- L is the inductor value

(3)

It is recommended to choose a saturation current for the inductor that is approximately 20% to 30% higher than $I_{L,MAX}$. In addition, DC resistance and size should also be taken into account when selecting an appropriate inductor.

8.2.2.5 Input and Output Capacitor Selection


The architecture of the TLV62569 allows use of tiny ceramic-type output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are thus recommended. To keep its resistance up to high frequencies and to achieve narrow capacitance variation with temperature, it is recommended to use X7R or X5R dielectric.

The input capacitor is the low impedance energy source for the converter that helps provide stable operation. A low ESR multilayer ceramic capacitor is recommended for best filtering. For most applications, $4.7-\mu$ F input capacitance is sufficient; a larger value reduces input voltage ripple.

The TLV62569 is designed to operate with an output capacitor of 10 μ F to 47 μ F, as outlined in Table 4.

8.2.3 Application Performance Curves


 V_{IN} = 5 V, V_{OUT} = 1.8 V, L = 2.2 $\mu\text{H},$ T_{A} = 25 °C, unless otherwise noted.





TLV62569, TLV62569P

SLVSDG1C – DECEMBER 2016–REVISED OCTOBER 2017




TEXAS INSTRUMENTS

www.ti.com

TLV62569, TLV62569P

SLVSDG1C - DECEMBER 2016 - REVISED OCTOBER 2017



9 Power Supply Recommendations

The power supply to the TLV62569 must have a current rating according to the supply voltage, output voltage and output current.




10 Layout

www.ti.com

10.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TLV62569 device.

- The input/output capacitors and the inductor should be placed as close as possible to the IC. This keeps the power traces short. Routing these power traces direct and wide results in low trace resistance and low parasitic inductance.
- The low side of the input and output capacitors must be connected properly to the power GND to avoid a GND potential shift.
- The sense traces connected to FB are signal traces. Special care should be taken to avoid noise being induced. Keep these traces away from SW nodes.
- GND layers might be used for shielding.



10.2 Layout Example

10.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are listed below:

- · Improving the power dissipation capability of the PCB design
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Notes SZZA017 and SPRA953.

TEXAS INSTRUMENTS

www.ti.com

11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 Development Support

11.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TLV62569 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

11.2 Documentation Support

11.2.1 Related Documentation

Semiconductor and IC Package Thermal Metrics Application Report (SPRA953)

Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs Application Report (SZZA017)

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments.



11.5 Trademarks (continued)

All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

TLV62569, TLV62569P

SLVSDG1C - DECEMBER 2016 - REVISED OCTOBER 2017



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(-)		-			(-)	(6)	(-)		()	
TLV62569DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	16AF	Samples
TLV62569DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	16AF	Samples
TLV62569DRLR	ACTIVE	SOT-5X3	DRL	6	3000	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	19D	Samples
TLV62569DRLT	ACTIVE	SOT-5X3	DRL	6	250	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	19D	Samples
TLV62569PDDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	(6D9, 6DW)	Samples
TLV62569PDDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	(6D9, 6DW)	Samples
TLV62569PDRLR	ACTIVE	SOT-5X3	DRL	6	3000	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	19E	Samples
TLV62569PDRLT	ACTIVE	SOT-5X3	DRL	6	250	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	19E	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
					(mm)	W1 (mm)						
TLV62569DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV62569DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV62569DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV62569DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV62569DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV62569DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV62569DRLR	SOT-5X3	DRL	6	3000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3
TLV62569DRLR	SOT-5X3	DRL	6	3000	180.0	8.4	1.8	1.8	0.75	4.0	8.0	Q3
TLV62569DRLT	SOT-5X3	DRL	6	250	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3
TLV62569DRLT	SOT-5X3	DRL	6	250	180.0	8.4	1.8	1.8	0.75	4.0	8.0	Q3
TLV62569PDDCR	SOT-23- THIN	DDC	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV62569PDDCT	SOT-23- THIN	DDC	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV62569PDRLR	SOT-5X3	DRL	6	3000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3
TLV62569PDRLR	SOT-5X3	DRL	6	3000	180.0	8.4	1.8	1.8	0.75	4.0	8.0	Q3
TLV62569PDRLT	SOT-5X3	DRL	6	250	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3




4-Jun-2024

Device	Package Type	Package Drawing	Pins		Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV62569PDRLT	SOT-5X3	DRL	6	250	180.0	8.4	1.8	1.8	0.75	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION

4-Jun-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV62569DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV62569DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV62569DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV62569DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV62569DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV62569DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV62569DRLR	SOT-5X3	DRL	6	3000	210.0	185.0	35.0
TLV62569DRLR	SOT-5X3	DRL	6	3000	210.0	185.0	35.0
TLV62569DRLT	SOT-5X3	DRL	6	250	210.0	185.0	35.0
TLV62569DRLT	SOT-5X3	DRL	6	250	210.0	185.0	35.0
TLV62569PDDCR	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0
TLV62569PDDCT	SOT-23-THIN	DDC	6	250	210.0	185.0	35.0
TLV62569PDRLR	SOT-5X3	DRL	6	3000	210.0	185.0	35.0
TLV62569PDRLR	SOT-5X3	DRL	6	3000	210.0	185.0	35.0
TLV62569PDRLT	SOT-5X3	DRL	6	250	210.0	185.0	35.0
TLV62569PDRLT	SOT-5X3	DRL	6	250	210.0	185.0	35.0


DDC0006A



PACKAGE OUTLINE

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-193.




DDC0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DDC0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 7. Board assembly site may have different recommendations for stencil design.



DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




DRL0006A



PACKAGE OUTLINE

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-293 Variation UAAD




DRL0006A

EXAMPLE BOARD LAYOUT

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.




DRL0006A

EXAMPLE STENCIL DESIGN

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated