

Sample &

Buy





SLVS888C-DECEMBER 2008-REVISED OCTOBER 2015

TPS60150 5-V, 140-mA Charge-Pump

Technical

Documents

1 Features

- 2.7-V to 5.5-V Input Voltage Range
- Fixed Output Voltage of 5 V
- Maximum Output Current: 140 mA
- 1.5-MHz Switching Frequency
- Typical 90-µA Quiescent Current at No Load Condition (Skip Mode)
- X2 Charge Pump
- Hardware Enable and Disable Function
- Built-in Soft Start
- Built-in Undervoltage Lockout Protection
- Thermal and Overcurrent Protection
- Available in a 2-mm × 2-mm 6-Pin SON Package with 0.8-mm Height

2 Applications

- USB On-the-Go (OTG)
- HDMI
- Portable Communication Devices
- PCMCIA Cards
- Mobile Phones, Smart Phones
- Handheld Meters

3 Description

Tools &

Software

The TPS60150 device is a switched capacitor voltage converter that produces a regulated, low noise, and low-ripple output voltage of 5 V from an unregulated input voltage.

Support &

Community

....

The 5-V output can supply a minimum of 140-mA current.

The TPS60150 device operates in skip mode when the load current falls less than 8 mA under typical condition. In skip mode operation, quiescent current is reduced to 90 μ A.

Only 3 external capacitors are needed to generate the output voltage, therefore saving PCB space.


Inrush current is limited by the soft-start function during power on and power transient states.

The TPS60150 device operates over a free-air temperature range of -40° C to 85° C. The device is available with a small 2-mm × 2-mm 6-pin SON package (QFN).


Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS60150	WSON (6)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Efficiency vs Input Voltage



Texas Instruments

www.ti.com

Table of Contents

1	Features 1										
2	Арр	lications1									
3	Description 1										
4	Revision History										
5	Pin Configuration and Functions										
6	Spe	cifications									
	6.1	Absolute Maximum Ratings 4									
	6.2	ESD Ratings 4									
	6.3	Recommended Operating Conditions 4									
	6.4	Thermal Information 4									
	6.5	Electrical Characteristics5									
	6.6	Typical Characteristics 6									
7	Deta	ailed Description7									
	7.1	Overview									
	7.2	Functional Block Diagram 8									

	7.3	Feature Description	
	7.4	Device Functional Modes	9
8	App	lication and Implementation	11
	8.1	Application Information	11
	8.2	Typical Application	11
9	Pow	er Supply Recommendations	16
10	Laye	out	16
	10.1	Layout Guidelines	16
	10.2	Layout Example	1 <mark>6</mark>
11	Dev	ice and Documentation Support	17
	11.1	Community Resources	17
	11.2	Trademarks	17
	11.3	Electrostatic Discharge Caution	17
	11.4	Glossary	17
12		hanical, Packaging, and Orderable mation	17

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision B (February 2011) to Revision C	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
CI	hanges from Revision A (April 2009) to Revision B	Page

Added the Thermal Table and deleted the Dissipation Rating Table...... 4



5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION						
NAME	NO.	1/0	DESCRIPTION						
CP+ 4 — Connect to the flying capacitor									
CP-	5	—	Connect to the flying capacitor						
ENA	6	IN	Hardware enable/disable pin (High = Enable)						
GND	1	—	Ground						
VIN	2	IN	Supply voltage input						
VOUT	3	OUT	Output, connect to the output capacitor						

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V _{IN}	Input voltage (all pins)	-0.3	7	V
T _A	Operating temperature	-40	85	°C
T_{J}	Maximum operating junction temperature		150	°C
T _{stg}	Storage temperature	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾⁽²⁾	±2000	
V _{(ES}	V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(3\right) }$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) The human body model (HBM) is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The testing is done according JEDECs EIA/JESD22-A114.

(3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V _{IN}	Input voltage	2.7	5.5	V
T _A	Operating ambient temperature	-40	85	°C
TJ	Operating junction temperature	-40	125	°C
C _{in}	Input capacitor	2.2		μF
Co	Output capacitor	2.2		μF
C _f	Flying capacitor	1		μF

6.4 Thermal Information

		TPS60150	
	THERMAL METRIC ⁽¹⁾	DRV (WSON)	UNIT
		6 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	69.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	79.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	38.6	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	38.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	9.2	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics


 $V_{IN} = 3.6 \text{ V}, T_A = -40^{\circ}\text{C}$ to 85°C, typical values are at $T_A = 25^{\circ}\text{C}, C1 = C3 = 2.2 \mu\text{F}, C2 = 1 \mu\text{F}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER ST	AGE					
V _{IN}	Input voltage range		2.7		5.5	V
V _{UVLO}	Undervoltage lockout threshold			1.9	2.1	V
l _Q	Operating quiescent current	I _{OUT} = 140 mA, Enable = V _{IN}		4.7		mA
	Skip mode operating quiescent	I _{OUT} = 0 mA, Enable=V _{IN} (no switching)		80		μA
Qskip	current	I _{OUT} = 0 mA, Enable = V _{IN} (minimum switching)		90		μA
I _{SD}	Shut down current	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$, Enable = 0 V			1	μA
V _{OUT}	Output voltage ⁽¹⁾	$I_{OUT} \le 50 \text{ mA}, 2.7 \text{ V} \le \text{V}_{IN} < 5.5 \text{ V}$	4.8	5	5.2	V
V _{OUT(skip)}	Skip mode output voltage	$I_{OUT} = 0 \text{ mA}, 2.7 \text{ V} \le V_{IN} \le 5.5 \text{ V}$		V _{OUT} + 0.1		V
F _{SW}	Switching frequency			1.5		MHz
SS _{TIME}	Soft-start time	From the rising edge of enable to 90% output		150		μs
OUTPUT CI	JRRENT	•				
I _{OUT nom}	Maximum output current	V_{OUT} remains from 4.8 V to 5.2 V, 3.1 V \leq V_{IN} \leq 5.5 V	120			mA
		3.3 V < V _{IN} < 5.5 V	140			
I _{OUT_short}	Short circuit current ⁽²⁾	V _{OUT} = 0 V		80		mA
RIPPLE VO	LTAGE					
V _R	Output ripple voltage	I _{OUT} = 140 mA		30		mV
ENABLE CO	ONTROL					
V _{HI}	Logic high input voltage	2.7 V ≤ V _{IN} ≤ 5.5 V	1.3		V _{IN}	V
V _{LI}	Logic low input voltage		-0.2		0.4	V
I _{HI}	Logic high input current				1	μA
I _{LI}	Logic low input current				1	μA
THERMAL	SHUTDOWN	·				
T _{SD}	Shutdown temperature			160		°C
T _{RC}	Shutdown recovery			140		°C

(1) When in skip mode, output voltage can exceed V_{OUT} spec because $V_{OUT(skip)} = V_{OUT}+0.1$. (2) The TPS60150 device has internal protection circuit to protect IC when V_{OUT} shorted to GND.



6.6 Typical Characteristics





7 Detailed Description

7.1 Overview

The TPS60150 regulated charge pump provides a regulated output voltage for various input voltages. The TPS60150 device regulates the voltage across the flying capacitor to 2.5 V and controls the voltage drop of Q1 and Q2 while a conversion clock with 50% duty cycle drives the FETs.




Figure 3. Charging Mode

During the first half cycle, Q2 and Q3 transistors are turned on and flying capacitor, C_F , will be charged to 2.5 V ideally.




Figure 4. Discharging Mode

During the second half cycle, Q1 and Q4 transistors are turned on. Capacitor C_F will then be discharged to output.

Use Equation 1 to calculate the output voltage.


 $V_{OUT} = V_{IN} - VQ1 + V(C_F) - VQ4 = V_{IN} - VQ1 + 2.5 V - VQ4 = 5 V$

(Ideal)

The output voltage is regulated by output feedback and an internally compensated voltage control loop.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable

An enable pin on the regulator is used to place the device into an energy-saving shutdown mode. In this mode, the output is disconnected from the input, and the input quiescent current is reduced to 10 µA maximum.

7.3.2 Undervoltage Lockout

When the input voltage drops, the undervoltage lockout prevents misoperation by switching off the device. The converter starts operation again when the input voltage exceeds the threshold, provided the enable pin is high.

7.3.3 Thermal Shutdown Protection

The regulator has thermal shutdown circuitry that protects it from damage caused by overload conditions. The thermal protection circuitry disables the output when the junction temperature reached approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is automatically reenabled. Continuously running the regulator into thermal shutdown can degrade reliability. The regulator also provides current limit to protect itself and the load.



7.4 Device Functional Modes

7.4.1 Soft Start

An internal soft start limits the inrush current when the device is being enabled.

7.4.2 Normal Mode and Skip Mode Operation

The TPS60150 device has skip mode operation as shown in Figure 5. The TPS60150 device enters skip mode if the output voltage reaches 5 V +0.1 V and the load current is less than 8 mA (typical). In skip mode, the TPS60150 device disables the oscillator and decreases the prebias current of the output stage to reduce the power consumption. Once the output voltage dips less than the threshold voltage of 5 V +0.1 V, the TPS60150 device begins switching to increase output voltage until the output reaches 5 V +0.1 V. When the output voltage dips less than 5 V, the TPS60150 device returns to normal pulse width modulation (PWM) mode; thereby reenabling the oscillator and increasing the prebias current of the output stage to supply output current.

The skip threshold voltage and current depend on input voltage and output current conditions.




Figure 5. Normal Mode and Skip Mode Operation

7.4.3 Short Circuit Protection

The TPS60150 device has internal short circuit protection to protect the IC when the output is shorted to ground. To avoid damage when output is shorted to ground, the short circuit protection circuitry senses output voltage and clamps the maximum output current to 80 mA (typical).



Device Functional Modes (continued)




Figure 6. Maximum Output Current Capability and Short Circuit Protection



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

Most of today's battery-powered portable electronics allow and/or require data transfer with a PC. One of the fastest data transfer protocols is through USB On-the-Go (OTG). As Figure 7 shows, the USB OTG circuitry in the portable device requires a 5-V power rail and up to 140 mA of current. The TPS60150 device may be used to provide a 5-V power rail in a battery powered system.

8.2 Typical Application

8.2.1 USB On the Go Circuitry




Figure 7. Application Circuit for OTG System

8.2.1.1 Design Requirements

The design guideline provides a component selection to operate the device within the *Recommended Operating Conditions*.

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Capacitor Selection

For minimum output voltage ripple, the output capacitor (C_{OUT}) should be a surface-mount ceramic capacitor. Tantalum capacitors generally have a higher effective series resistance (ESR) and may contribute to higher output voltage ripple. Leaded capacitors also increase ripple due to the higher inductance of the package itself. To achieve the best operation with low input voltage and high load current, the input and flying capacitors (C_{IN} and C_{F} , respectively) should also be surface-mount ceramic types.

Typical Application (continued)




Figure 8. Capacitors

Generally, C_{FLY} can be calculated using Equation 2.

...

 $Q_{charging} = c \times v = C_{FLY} \times \Delta V_{CFLY},$

$$Q_{discharging} = i_{discharge} \times t = 2 \times I_{LOAD(MAX)} \times \left(\frac{T}{2}\right)$$
, half duty. (2)

$$2 \times I_{\text{LOAD(MAX)}} \times \left(\frac{T}{2}\right) = C_{\text{FLY}} \times \Delta V_{\text{CFLY}}$$

Both equation should be same,

$$\therefore C_{\mathsf{FLY}} \geq \frac{2 \times I_{\mathsf{LOAD}(\mathsf{MAX})} \times \left(\frac{\mathsf{T}}{2}\right)}{\Delta \mathsf{V}_{\mathsf{CFLY}}} = \frac{I_{\mathsf{LOAD}(\mathsf{MAX})}}{\Delta \mathsf{V}_{\mathsf{CFLY}} \times f}$$
(3)

If I_{LOAD} = 140 mA, f = 1.5 MHZ, and ΔV_{CFLY} = 100 mV, the minimum value of the flying capacitor should be 1 μ F.

Output capacitance, $C_{\text{OUT}},$ is also strongly related to output ripple voltage and loop stability,

$$V_{OUT(RIPPLE)} = \frac{I_{LOAD(MAX)}}{(2 \times f \times C_{OUT})} + 2I_{LOAD(MAX)} \times ESR_{COUT}$$
(4)

The minimum output capacitance for all output levels is 2.2 μ F due to control stability. Larger ceramic capacitors or low ESR capacitors can be used to lower the output ripple voltage.

Table 1. Suggested Capacitors (Input, Output, and Flying Capacitor)

VALUE	DIELECTRIC MATERIAL	PACKAGE SIZE	RATED VOLTAGE
4.7 µF	X5R or X7R	0603	10 V
2.2 μF	X5R or X7R	0603	10 V

The efficiency of the charge pump regulator varies with the output voltage, the applied input voltage and the load current.


Use Equation 5 and Equation 6 to calculate the approximate efficiency in normal operating mode is given by:

$$\begin{array}{l} \text{Efficiency}(\%) = \frac{\text{PD(out)}}{\text{PD(in)}} \times 100 = \frac{\text{V}_{\text{OUT}} \times \text{I}_{\text{OUT}}}{\text{V}_{\text{IN}} \times \text{I}_{\text{IN}}} \times 100 \text{, } \text{I}_{\text{IN}} = 2 \times \text{I}_{\text{OUT}} + \text{I}_{\text{Q}} \end{array} \tag{5}$$

$$\begin{array}{l} \text{Efficiency}(\%) = \frac{\text{V}_{\text{OUT}}}{2 \times \text{V}_{\text{IN}}} \times 100 \text{ (I}_{\text{IN}} = 2 \times \text{I}_{\text{OUT}} \text{)} \quad \text{Quiescent current was neglected.} \end{array} \tag{6}$$



8.2.1.3 Application Curves




TEXAS INSTRUMENTS

www.ti.com


TPS60150

SLVS888C-DECEMBER 2008-REVISED OCTOBER 2015





TPS60150 SLVS888C – DECEMBER 2008 – REVISED OCTOBER 2015



8.2.2 System Example

Low-cost portable electronics with small LCD displays require a low-cost solution for providing the WLED backlight. As shown in Figure 23, the TPS60150 device can also be used to drive several WLEDs in parallel, with the help of ballast resistors.




Figure 23. Application Circuit for Driving White LEDs



9 Power Supply Recommendations

The TPS60150 device has no special requirements for its input power supply. The input power supply's output current must be rated according to the supply voltage, output voltage and output current of the TPS60150 device.

10 Layout

10.1 Layout Guidelines

Large transient currents flow in the VIN, VOUT, and GND traces. To minimize both input and output ripple, keep the capacitors as close as possible to the regulator using short, direct circuit traces.

10.2 Layout Example




Figure 24. Recommended PCB Layout



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS60150DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	Call TI NIPDAUAG NIPDAU	Level-1-260C-UNLIM	-40 to 85	CGO	Samples
TPS60150DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	Call TI NIPDAUAG NIPDAU	Level-1-260C-UNLIM	-40 to 85	CGO	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM



Texas

STRUMENTS

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS60150DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS60150DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS60150DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



PACKAGE MATERIALS INFORMATION

14-Jun-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS60150DRVR	WSON	DRV	6	3000	182.0	182.0	20.0
TPS60150DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS60150DRVT	WSON	DRV	6	250	182.0	182.0	20.0

DRV 6

GENERIC PACKAGE VIEW

WSON - 0.8 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DRV0006A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DRV0006A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



DRV0006A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DRV0006D



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DRV0006D

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



DRV0006D

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated