www.ti.com

## Very Low Input, Very Low Dropout, 2-Amp Regulator With Enable

#### **FEATURES**

- Input Voltage as low as 1.425 V
- 380 mV Dropout Maximum at 2 A
- Adjustable Output from 0.5 V
- Protections: Current Limit and Thermal Shutdown
- Enable Pin
- 1-µA Quiescent Current in Shutdown Mode
- Full Industrial Temperature Range
- Available in SOIC-8, Fully RoHS-Compliant Package

#### **APPLICATIONS**

- Telecom/Networking Cards
- Motherboards/Peripheral Cards
- Industrial
- Wireless Infrastructure
- Set-Top Boxes
- Medical Equipment
- Notebook Computers
- Battery-Powered Systems


#### **DESCRIPTION**

The TPS7A7001 is a high-performance, positive-voltage, low-dropout (LDO) regulator designed for use in applications requiring very low input voltage and very low dropout voltage at up to 2 A. The device operates with a single input voltage as low as 1.425 V, and with an output voltage programmable to as low as 0.5 V. The output voltage can be set using an external divider.

The TPS7A7001 features ultralow dropout, ideal for applications where  $V_{OUT}$  is very close to  $V_{IN}$ . Additionally, the TPS7A7001 has an enable pin for further reduced power dissipation while in Shutdown mode. The TPS7A7001 provides excellent regulation over variations in line, load, and temperature.

The TPS7A7001 is available in an SOIC-8 PowerPAD™ package.

#### **Typical Application**



松

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

PRODUCT	V <sub>OUT</sub>
TPS7A7001 <i>yyyz</i>	YYY is package designator.  Z is package quantity.

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at <a href="https://www.ti.com">www.ti.com</a>.

### **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range (unless otherwise noted).

		VALU	JE	
		MIN	MAX	UNIT
Voltogo	IN, OUT	-0.3	+7.0	V
Voltage	EN, FB	-0.3	$V_{IN} + 0.3^{(2)}$	V
Current	OUT	Internally	Internally limited	
Tomporoturo	Operating virtual junction, T <sub>J</sub>	<b>-</b> 55	+150	°C
Temperature	Storage, T <sub>stg</sub>	<b>-</b> 55	+150	°C
Floatroatatic discharge ratios (3)	Human body model (HBM, JESD22-A114A)		2	kV
Electrostatic discharge rating (3)	Charged device model (CDM, JESD22-C101B.01)		500	V

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

	MIN	NOM MAX	UNIT
Input voltage	1.425	6.5	V
Ambient temperature range	-40	+105	°C
Junction temperature range	-40	+125	°C
Maximum output current		2	Α

<sup>(2)</sup> The absolute maximum rating is V<sub>IN</sub> + 0.3 V or +7.0 V, whichever is smaller.

<sup>(3)</sup> ESD testing is performed according to the respective JESD22 JEDEC standard.

www.ti.com

#### THERMAL INFORMATION

		TPS7A7001 <sup>(3)</sup>	
	THERMAL METRIC <sup>(1)(2)</sup>	DDA (SOIC)	UNITS
		8 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance (4)	46.4	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance <sup>(5)</sup>	54.2	
$\theta_{JB}$	Junction-to-board thermal resistance (6)	29.9	9000
ΨЈТ	Junction-to-top characterization parameter <sup>(7)</sup>	10.2	°C/W
ΨЈВ	Junction-to-board characterization parameter <sup>(8)</sup>	29.8	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance (9)	6.8	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953A.
- (2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.
- 3) Thermal data for the DDA package is derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:
  - (a) DDA: The exposed pad is connected to the PCB ground layer through a 3x2 thermal via array.
  - (b) DDA: The top and bottom copper layers are assumed to have a 5% thermal conductivity of copper representing a 5% copper coverage.
  - (c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in x 3in copper area.
- (4) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (5) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (6) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (7) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain θ<sub>JA</sub> using a procedure described in JESD51-2a (sections 6 and 7).
- (8) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain  $\theta_{JA}$  using a procedure described in JESD51-2a (sections 6 and 7).
- (9) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



#### **ELECTRICAL CHARACTERISTICS**

Over the full operating temperature range (see Recommended Operating Conditions),  $V_{EN} = 1.1 \text{ V}$ ,  $V_{FB} = V_{OUT}^{(1)}$ ,  $1.425 \text{ V} \le V_{IN} \le 6.5 \text{ V}$ ,  $10 \text{ } \mu\text{A} \le I_{OUT} \le 2 \text{ A}$ ,  $C_{OUT} = 10 \text{ } \mu\text{F}$ , unless otherwise noted. Typical values are at  $T_J = +25 ^{\circ}\text{C}$ 

			TF	PS7A7001		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOI	LTAGE	<u> </u>	<del>'</del>			
I <sub>GND</sub>	GND pin current (small)	$V_{\text{IN}}$ = 3.3 V, 50- $\Omega$ load resistor between OUT and GND			3	mA
	GND pin current (shutdown)	$V_{IN} = 6.5 \text{ V}, V_{EN} = 0 \text{ V}$			5	μΑ
OUTPUT V	OLTAGE					
		$V_{IN} = V_{OUT} + 0.5 V^{(4)}, I_{OUT} = 10 \text{ mA}$	0.0		0.0	
$V_{OUT}$	Output voltage accuracy (2)(3)	$V_{IN} = 1.8 \text{ V}, I_{OUT} = 0.8 \text{ A}, 0^{\circ}\text{C} \le T_{J} = T_{A} \le +85^{\circ}\text{C}$	-2.0		+2.0	%
		I <sub>OUT</sub> = 10 mA	-3.0		+3.0	
$\Delta V_{O(\Delta VI)}$	Line regulation	I <sub>OUT</sub> = 10 mA		0.2	0.4	%/V
$\Delta V_{O(\Delta IO)}$	Load regulation (3)	10 mA ≤ I <sub>OUT</sub> ≤ 2 A		0.25	0.75	%/A
		$I_{OUT} = 1.0 \text{ A}, 0.5 \text{ V} \le V_{OUT} \le 5.0 \text{ V}$			200	
$V_{DO}$	Dropout voltage (5)	$I_{OUT} = 1.5 \text{ A}, 0.5 \text{ V} \le V_{OUT} \le 5.0 \text{ V}$			300	mV
		$I_{OUT} = 2.0 \text{ A}, \ 0.5 \text{ V} \le V_{OUT} \le 5.0 \text{ V}$			380	
I <sub>LIM</sub>	Output current limit	$V_{IN} = 1.425 \text{ V},$ $V_{OUT} = 0.9 \times V_{OUT(NOM)}$	2.1		4.4	Α
FEEDBAC	K					
$V_{REF}$	Reference voltage accuracy	$V_{\text{IN}}$ = 3.3 V, $V_{\text{FB}}$ = $V_{\text{OUT}}$ , $I_{\text{OUT}}$ = 10 mA	0.490	0.500	0.510	V
I <sub>FB</sub>	FB pin current	$V_{FB} = 0.5 \ V$			1	μΑ
ENABLE						
I <sub>EN</sub>	EN pin current	$V_{EN} = 0 \text{ V}, V_{IN} = 3.3 \text{ V}$			0.2	μΑ
VIL <sub>EN</sub>	EN pin input low (disable)	V <sub>IN</sub> = 3.3 V	0		0.5	V
VIH <sub>EN</sub>	EN pin input high (enable)	$V_{IN} = 3.3 \text{ V}$	1.1		$V_{IN}$	V
TEMPERA	TURE					
т	Thermal shutdown temperature	Shutdown, temperature increasing		+160		°C
T <sub>SD</sub>	memiai siiutuowii temperature	Reset, temperature decreasing		+140		°C

<sup>(1)</sup> When setting  $V_{OUT}$  to a value other than 0.5 V, connect  $R_1$  and  $R_2$  to the FB pin using 10 k $\Omega \le R_2 \le 50$  k $\Omega$  resistors. See Figure 1 for details of R<sub>1</sub> and R<sub>2</sub>.

Accuracy does not include error on feedback resistors  $R_1$  and  $R_2$ . TPS7A7001 is not tested at  $V_{OUT} = 0.5 \text{ V}$ ,  $2.3 \text{ V} \le V_{IN} \le 6.5 \text{ V}$ , and 500 mA  $\le I_{OUT} \le 2 \text{ A}$  because the power dissipation is higher than the maximum rating of the package. Also, this accuracy specification does not apply to any application condition that exceeds the power dissipation limit of the package.

(4)  $V_{IN} = V_{OUT} + 0.5 \text{ V or } 1.425 \text{ V, whichever is greater.}$ (5)  $V_{DO} = V_{IN} - V_{OUT} \text{ with } V_{FB} = \text{GND configuration.}$ 



#### **FUNCTIONAL BLOCK DIAGRAM**





Figure 1. Adjustable Output Voltage Version

#### **PIN CONFIGURATIONS**




### **Pin Descriptions**


NAME	PIN#	DESCRIPTION			
EN	2	Enable input. Pulling this pin below 0.5 V turns the regulator off. Connect to V <sub>IN</sub> if not being used.			
FB	7	This pin is the output voltage feedback input through voltage dividers. See the recommended feedback resistor table for more details.			
GND	8	Ground pin			
IN	3	Unregulated supply voltage pin. It is recommended to connect an input capacitor to this pin.			
NC	NC 1, 4, 5 Not internally connected. The NC pins are not connected to any electrical node. It is recommended to connect the NC pins to large-area planes.				
OUT	DUT 6 Regulated output pin. A 4.7-μF or larger capacitor of any type is required for stability.				
Powe	erPAD	It is strongly recommended to connect the thermal pad to a large-area ground plane. If an electrically floating, dedicated thermal plane is available, the thermal pad can also be connected to it.			




#### TYPICAL CHARACTERISTICS


For all fixed voltage versions and an adjustable version at  $T_J = +25^{\circ}C$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = 10 \ \mu F$ ,  $C_{OUT} = 10 \ \mu F$ , and using the component values in Table 1, unless otherwise noted.







# POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY ( $V_{\text{IN}} = 5.0 \text{ V}, V_{\text{OUT}} = 3.3 \text{ V}$ )








# DROPOUT VOLTAGE vs OUTPUT CURRENT (V<sub>OUT</sub> = 1.6 V)



# DROPOUT VOLTAGE vs OUTPUT CURRENT



riguic 7.



#### APPLICATION INFORMATION

#### **OVERVIEW**

The TPS7A7001 offers a high current supply with very low dropout voltage. The TPS7A7001 is designed to minimize the required component count for a simple, small-size, and low-cost solution.

#### **INPUT CAPACITOR (IN)**

Although an input capacitor is not required for stability, it is recommended to connect a 1- $\mu$ F to 10- $\mu$ F low equivalent series resistance (ESR) capacitor across IN and GND near the device.

#### **OUTPUT CAPACITOR (OUT)**

The device is designed to be stable with output capacitance 4.7  $\mu F$  or larger. For a good load transient response, a 10- $\mu F$  or larger ceramic capacitor is recommended. Connect the output capacitor across OUT and GND near the device.

#### FEEDBACK RESISTORS (FB)

The voltage on the FB pin sets the output voltage and is determined by the values of  $R_1$  and  $R_2$ . The values of  $R_1$  and  $R_2$  can be calculated for any voltage using the formula given in Equation 1:

$$V_{OUT} = \frac{(R_1 + R_2)}{R_2} \times 0.500$$
 (1)

Table 1 shows the recommended resistor values for the best performance of the TPS7A7001. In Table 1, E96 series resistors are used. For the actual design, pay attention to any resistor error factors.

Table 1. Sample Resistor Values for Common Output Voltages

V <sub>OUT</sub>	R <sub>1</sub>	R <sub>2</sub>
1.0 V	30.1 kΩ	30.1 kΩ
1.2 V	42.2 kΩ	30.1 kΩ
1.5 V	60.4 kΩ	30.1 kΩ
1.8 V	78.7 kΩ	30.1 kΩ
2.5 V	121 kΩ	30.1 kΩ
3.0 V	150 kΩ	30.1 kΩ
3.3 V	169 kΩ	30.1 kΩ
5.0 V	274 kΩ	30.1 kΩ

#### **ENABLE (EN)**

The enable pin (EN) is an active high logic input. When it is logic low, the device turns off and its consumption current is less than 1  $\mu$ A. When it is logic high, the device turns on. The EN pin is required to be connected to a logic high or logic low level.

When the enable function is not required, connect EN to VIN.

#### INTERNAL CURRENT LIMIT

The TPS7A7001 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

#### THERMAL INFORMATION

#### **Thermal Protection**

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is enabled again.

The internal protection circuitry of the TPS7A7001 is designed to protect against overload conditions. It is not intended to replace proper heatsinking. Continuously running the TPS7A7001 into thermal shutdown degrades device reliability.

### **Power Dissipation**

Power dissipation of the device depends on the input voltage and load conditions and can be calculated using Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the SOIC (DDA) package, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using Equation 3:

$$R_{\theta JA} = \left(\frac{+125^{\circ}C - T_A}{P_D}\right) \tag{3}$$



### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (January 2012) to Revision A  Changed Adjustable Output feature bullet Changed output voltage minimum value in first paragrpah of Description section Changed values in Thermal Information table Changed note 3b in Thermal Information table Changed Electrical Characteristics condition line Changed Output Voltage Accuracy parameter in Electrical Characteristics Changed test conditions for Dropout Voltage parameter in Electrical Characteristics Changed note 1 in Electrical Characteristics	Page	
•	Changed Output Voltage, I <sub>LIM</sub> parameter test conditions in Electrical Characteristics table	4
CI	hanges from Original (January 2012) to Revision A	Page
•	Changed Adjustable Output feature bullet	1
•	Changed output voltage minimum value in first paragrpah of Description section	1
•	Changed values in Thermal Information table	
•	Changed note 3b in Thermal Information table	3
•	Changed Electrical Characteristics condition line	4
•	Changed Output Voltage Accuracy parameter in Electrical Characteristics	4
•	Changed test conditions for <i>Dropout Voltage</i> parameter in Electrical Characteristics	4
•	Changed note 1 in Electrical Characteristics	4
•	Added new note 4 to Electrical Characteristics	



### **PACKAGE OPTION ADDENDUM**

11-Apr-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
TPS7A7001DDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QVH	Samples
TPS7A7001DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QVH	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

### PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A7001DDAR	SO Power PAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS7A7001DDAR	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0	

## DDA (R-PDSO-G8)

# PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



# DDA (R-PDSO-G8)

# PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



# DDA (R-PDSO-G8)

## PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.