

# ADC12010 12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold

Check for Samples: ADC12010

## **FEATURES**

- Internal sample-and-hold
- Outputs 2.4V to 5V compatible
- Pin compatible with ADC12020, ADC12040, ADC12L063 and ADC12L066
- On-chip reference buffer
- · Power down mode

## **APPLICATIONS**

- Image Processing Front End
- Instrumentation
- PC-Based Data Acquisition
- Fax Machines
- Wireless Local Loops/Cable Modems
- Waveform Digitizers
- DSP Front Ends

## **KEY SPECIFICATIONS**

- Resolution 12 Bits
- Conversion Rate 10 MSPS (min)
- DNL ±0.3 LSB (typ)
- ENOB (f<sub>IN</sub> = 10.1 MHz) 11.3 bits (typ)
- Supply Voltage +5 / ±5 V / %
- Power Consumption, 10 MHz 160 mW (typ)

#### DESCRIPTION

The ADC12010 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 10 Megasamples per second (MSPS), minimum. This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. Operating on a single 5V power supply, this device consumes just 160 mW at 10 MSPS, including the reference current. The Power Down feature reduces power consumption to 25 mW.

The differential inputs provide a full scale input swing equal to  $2V_{REF}$  with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. For ease of use, the buffered, high impedance, single-ended reference input is converted on-chip to a differential reference for use by the processing circuitry. Output data format is 12-bit offset binary.

This device is available in the 32-lead LQFP package and will operate over the industrial temperature range of −40°C to +85°C.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TRI-STATE is a trademark of Texas Instruments.


All other trademarks are the property of their respective owners.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **Connection Diagram**



## **Block Diagram**





# **Pin Descriptions and Equivalent Circuits**

| Pin No.<br>ANALOG I/O | Symbol                       | Equivalent Circuit   | Description  |
|-----------------------|------------------------------|--|--|
| 2                     | V <sub>IN</sub> <sup>+</sup> | У <sub>А</sub><br>Д ГОО  | Non-Inverting analog signal Input. With a 2.0V reference voltage, the ground-referenced input signal level is 2.0 $V_{P\text{-}P}$ centered on $V_{\text{CM}}.$  |
| 3                     | V <sub>IN</sub> -            | 2,3 AGND   | Inverting analog signal Input. With a 2.0V reference voltage the ground-referenced input signal level is 2.0 $V_{P\text{-}P}$ centered on $V_{CM}$ . This pin may be connected to $V_{CM}$ for single-ended operation, but a differential input signal is required for best performance. |
| 1                     | V <sub>REF</sub>             | VA<br>AGND   | Reference input. This pin should be bypassed to AGND with a 0.1 $\mu F$ monolithic capacitor. $V_{REF}$ is 2.0V nominal and should be between 1.0V to 2.4V.  |
| 31                    | V <sub>RP</sub>              | V <sub>A</sub>   |  |
| 32                    | $V_{RM}$                     |  |  |
| 30                    | V <sub>RN</sub>              | V <sub>A</sub> (31) V <sub>A</sub> (4) (31) V <sub>A</sub> (4) (32) V <sub>A</sub> (4) (32) V <sub>A</sub> (4) (33) V <sub>A</sub> (4) (4) (4) (4) (4) (4) (4) (4) (4) (4) | These pins are high impedance reference bypass pins. Connect a 0.1 µF capacitor from each of these pins to AGND. DO NOT LOAD these pins.   |
| DIGITAL I/O           |                              | V <sub>D</sub>   | Digital clock input. The range of frequencies for this input is 400 kHz to 45  |
| 10                    | CLK                          |  | Digital clock input. The range of frequencies for this input is 100 kHz to 15 MHz (typical) with ensured performance at 10 MHz. The input is sampled on the rising edge of this input.   |
| 11                    | ŌĒ                           | 8,10,  | OE is the output enable pin that, when low, enables the TRI-STATE™ data output pins. When this pin is high, the outputs are in a high impedance state.   |
| 8                     | PD                           | DGND   | PD is the Power Down input pin. When high, this input puts the converter into the power down mode. When this pin is low, the converter is in the active mode.  |

Copyright © 2003–2013, Texas Instruments Incorporated

## SNAS185B - APRIL 2003 - REVISED MARCH 2013



| Pin No.         | Symbol         | Equivalent Circuit                    | Description  |
|-----------------|----------------|---------------------------------------|--|
| 14–19,<br>22–27 | D0-D11         | V <sub>DR</sub><br>D <sub>R</sub> GND | Digital data output pins that make up the 12-bit conversion results. D0 is the LSB, while D11 is the MSB of the offset binary output word. Output levels are TTL/CMOS compatible.  |
| ANALOG PO       | WER            |                                       |  |
| 5, 6, 29        | V <sub>A</sub> |                                       | Positive analog supply pins. These pins should be connected to a quiet +5V voltage source and be bypassed to AGND with 0.1 $\mu$ F monolithic capacitors located within 1 cm of these power pins, and with a 10 $\mu$ F capacitor.   |
| 4, 7, 28        | AGND           |                                       | The ground return for the analog supply.   |
| DIGITAL PO      | WER            |                                       |  |
| 13              | $V_D$          |                                       | Positive digital supply pin. This pin should be connected to the same quiet +5V source as is $V_A$ and bypassed to DGND with a 0.1 $\mu$ F monolithic capacitor in parallel with a 10 $\mu$ F capacitor, both located within 1 cm of the power pin.  |
| 9, 12           | DGND           |                                       | The ground return for the digital supply.  |
| 21              | $V_{DR}$       |                                       | Positive digital supply pin for the ADC12010's output drivers. This pin should be connected to a voltage source of +2.35V to +5V and be bypassed to DR GND with a 0.1 $\mu\text{F}$ monolithic capacitor. If the supply for this pin is different from the supply used for $V_A$ and $V_D$ , it should also be bypassed with a 10 $\mu\text{F}$ tantalum capacitor. $V_{DR}$ should never exceed the voltage on $V_D$ . All bypass capacitors should be located within 1 cm of the supply pin. |
| 20              | DR GND         |                                       | The ground return for the digital supply for the ADC12010's output drivers. This pin should be connected to the system digital ground, but not be connected in close proximity to the ADC12010's DGND or AGND pins. See Section 5 (Layout and Grounding) for more details.   |

Submit Documentation Feedback

Copyright © 2003–2013, Texas Instruments Incorporated



## ABSOLUTE MAXIMUM RATINGS (1) (2)

| $V_A, V_D$                                   | 6.5V                              |
|--|-----------------------------------|
| $V_{DR}$                                     | ≤V <sub>D</sub> +0.3V             |
| $ V_A - V_D $                                | ≤ 100 mV                          |
| Voltage on Any Input or Output Pin           | $-0.3V$ to $(V_A$ or $V_D$ +0.3V) |
| Input Current at Any Pin (3)                 | ±25 mA                            |
| Package Input Current (3)                    | ±50 mA                            |
| Package Dissipation at T <sub>A</sub> = 25°C | See (4)                           |
| ESD Susceptibility                           |                                   |
| Human Body Model (5)                         | 2500V                             |
| Machine Model (5)                            | 250V                              |
| Soldering Temperature, Infrared, 10 sec. (6) | 235°C                             |
| Storage Temperature                          | −65°C to +150°C                   |

- (1) All voltages are measured with respect to GND = AGND = DGND = 0V, unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (3) When the input voltage at any pin exceeds the power supplies (that is, V<sub>IN</sub> < AGND, or V<sub>IN</sub> > V<sub>A</sub>), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two.
- (4) The absolute maximum junction temperature (T<sub>J</sub>max) for this device is 150°C. The maximum allowable power dissipation is dictated by T<sub>J</sub>max, the junction-to-ambient thermal resistance (θ<sub>JA</sub>), and the ambient temperature, (T<sub>A</sub>), and can be calculated using the formula P<sub>D</sub>MAX = (T<sub>J</sub>max T<sub>A</sub>)/θ<sub>JA</sub>. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.
- (5) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through 0Ω.
- (6) The 235°C reflow temperature refers to infrared reflow. For Vapor Phase Reflow (VPR), the following Conditions apply: Maintain the temperature at the top of the package body above 183°C for a minimum 60 seconds. The temperature measured on the package body must not exceed 220°C. Only one excursion above 183°C is allowed per reflow cycle.

## OPERATING RATINGS (1) (2)

| Operating Temperature                             | -40°C ≤ T <sub>A</sub> ≤ +85°C |
|---|--------------------------------|
| Supply Voltage (V <sub>A</sub> , V <sub>D</sub> ) | +4.75V to +5.25V               |
| Output Driver Supply (V <sub>DR</sub> )           | +2.35V to V <sub>D</sub>       |
| V <sub>REF</sub> Input                            | 1.0V to 2.4V                   |
| CLK, PD, <del>OE</del>                            | $-0.05V$ to $(V_D + 0.05V)$    |
| V <sub>IN</sub> Input                             | -0V to (V <sub>A</sub> - 0.5V) |
| V <sub>CM</sub>                                   | 1.0V to 4.0V                   |
| AGND-DGND   | ≤100mV                         |

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) All voltages are measured with respect to GND = AGND = DGND = 0V, unless otherwise specified.

## PACKAGE THERMAL RESISTANCE

| Package      | θ <sub>JA</sub> |
|--------------|-----------------|
| 32-Lead LQFP | 79°C / W        |

Product Folder Links: ADC12010



#### CONVERTER ELECTRICAL CHARACTERISTICS

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +5V$ ,  $V_{DR} = +3.0V$ , PD = 0V,  $V_{REF} = +2.0V$ ,  $f_{CLK} = 10$  MHz,  $t_r = t_f = 3$  ns,  $C_L = 25$  pF/pin. **Boldface limits apply for T\_A = T\_J = T\_{MIN} to T\_{MAX}:** all other limits  $T_A = T_J = 25^{\circ}C$  (1) (2) (3)

| Symbol           | Parameter   | Condition   | Conditions  |                    |          | Units<br>(Limits) |
|------------------|---|---|---|--------------------|----------|-------------------|
| STATIC C         | CONVERTER CHARACTERISTICS                           |   |   |                    | ,        |                   |
|                  | Resolution with No Missing Codes                    |   |   |                    | 12       | Bits (min)        |
| INL              | Integral Non Linearity (5)                          |   |   | ±0.5               | ±1.5     | LSB (max)         |
| DNL              | Differential Non Linearity                          |   |   | ±0.3               | ±0.9     | LSB (max)         |
| GE               | Gain Error  |   |   | ±0.2               | 2.9      | %FS (max)         |
|                  | Offset Error (V <sub>IN</sub> = V <sub>IN</sub> -)  |   |   | -0.1               | 1.75     | %FS (max)         |
|                  | Under Range Output Code                             |   |   | 0                  | 0        |                   |
|                  | Over Range Output Code                              |   |   | 4095               | 4095     |                   |
| DYNAMIC          | CONVERTER CHARACTERISTICS                           | •   |   | •                  | •        |                   |
| FPBW             | Full Power Bandwidth                                | 0 dBFS Input, Output at -                         | -3 dB   | 100                |          | MHz               |
|                  |   | $f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ d}$ | BFS   | 70                 |          | dB                |
| SNR              | Signal-to-Noise Ratio                               | $f_{IN} = 4.4 \text{ MHz}, V_{IN} = -0.5$         | dBFS  | 70                 |          | dB                |
|                  |   | $f_{IN} = 10.1 \text{ MHz}, V_{IN} = -0.8$        | 5 dBFS  | 70                 | 66       | dB (min)          |
|                  |   | $f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ d}$ | BFS   | 70                 |          | dB                |
| SINAD            | Signal-to-Noise and Distortion                      | $f_{IN} = 4.4 \text{ MHz}, V_{IN} = -0.5$         | 70  |                    | dB       |                   |
|                  |   | $f_{IN} = 10.1 \text{ MHz}, V_{IN} = -0.8$        | 69  | 66                 | dB (min) |                   |
|                  |   | $f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ d}$ | BFS   | 11.4               |          | dB                |
| ENOB             | Effective Number of Bits                            | $f_{IN} = 4.4 \text{ MHz}, V_{IN} = -0.5$         | 11.4  |                    | dB       |                   |
|                  |   | $f_{IN} = 10.1 \text{ MHz}, V_{IN} = -0.8$        | 11.3  | 10.7               | dB (min) |                   |
|                  |   | $f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ d}$ | BFS   | -88                |          | dB                |
| THD              | Total Harmonic Distortion                           | $f_{IN} = 4.4 \text{ MHz}, V_{IN} = -0.5$         | dBFS  | -86                |          | dB                |
|                  |   | $f_{IN} = 10.1 \text{ MHz}, V_{IN} = -0.8$        | $f_{IN} = 10.1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$ |                    |          | dB (min)          |
|                  |   | $f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ d}$ | BFS   | 92                 |          | dB                |
| SFDR             | Spurious Free Dynamic Range                         | $f_{IN} = 4.4 \text{ MHz}, V_{IN} = -0.5$         | dBFS  | 89                 |          | dB                |
|                  |   | $f_{IN} = 10.1 \text{ MHz}, V_{IN} = -0.8$        | 5 dBFS  | 83                 | 69       | dB (min)          |
| IMD              | Intermodulation Distortion                          | $f_{\text{IN}}$ = 4.7 MHz and 4.9 MH dBFS         | f <sub>IN</sub> = 4.7 MHz and 4.9 MHz, each = -7 dBFS   |                    |          | dBFS              |
| REFEREN          | NCE AND ANALOG INPUT CHARACTERIS                    | TICS  |   |                    |          |                   |
| $V_{CM}$         | Common Mode Input Voltage                           |   |   | V <sub>A</sub> / 2 |          | V                 |
| C···             | V. Input Canacitance (each pin to CND)              | V <sub>IN</sub> = 2.5 Vdc + 0.7 V <sub>rms</sub>  | (CLK LOW)   | 8                  |          | pF                |
| C <sub>IN</sub>  | V <sub>IN</sub> Input Capacitance (each pin to GND) | VIN = 2.5 VUC + 0.7 Vrms                          | (CLK HIGH)  | 7                  |          | pF                |
| V                | Reference Voltage (6)                               |   |   | 2.00               | 1.0      | V (min)           |
| V <sub>REF</sub> | Reference voltage V                                 |   |   | 2.00               | 2.4      | V (max)           |
|                  | Reference Input Resistance                          |   |   | 100                |          | $M\Omega(min)$    |

<sup>(1)</sup> The inputs are protected as shown below. Input voltage magnitudes above V<sub>A</sub> or below GND will not damage this device, provided current is limited per ABSOLUTE MAXIMUM RATINGS (3). However, errors in the A/D conversion can occur if the input goes above VA or below GND by more than 100 mV. As an example, if V<sub>A</sub> is 4.75V, the full-scale input voltage must be ≤4.85V to ensure accurate

- (2) To ensure accuracy, it is required that |V<sub>A</sub>−V<sub>D</sub>| ≤ 100 mV and separate bypass capacitors are used at each power supply pin.
- With the test condition for  $V_{REF}$  = +2.0V ( $4V_{P-P}$  differential input), the 12-bit LSB is 977  $\mu$ V.
- Typical figures are at T<sub>A</sub> = T<sub>J</sub> = 25°C, and represent most likely parametric norms. Test limits are specified to Tl's AOQL (Average Outgoing Quality Level).
- Integral Non Linearity is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive and negative full-scale.

  Optimum performance will be obtained by keeping the reference input in the 1.8V to 2.2V range. The LM4051CIM3-ADJ (SOT-23
- package) is recommended for this application.

Submit Documentation Feedback

Copyright © 2003-2013, Texas Instruments Incorporated



#### DC AND LOGIC ELECTRICAL CHARACTERISTICS

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +5V$ ,  $V_{DR} = +3.0V$ , PD = 0V,  $V_{REF} = +2.0V$ ,  $f_{CLK} = 10$  MHz,  $t_r = t_f = 3$  ns,  $C_L = 25$  pF/pin. **Boldface limits apply for T\_A = T\_J = T\_{MIN} to T\_{MAX}:** all other limits  $T_A = T_J = 25^{\circ}C$  (1) (2) (3)

| Symbol              | Parameter Conditions                    |   | Typical <sup>(4)</sup>                              | Limits (4) | Units<br>(Limits) |                |
|---------------------|---|---|---|------------|-------------------|----------------|
| CLK, PD,            | <b>OE</b> DIGITAL INPUT CHARACTERISTICS | 6   |   |            |                   |                |
| V <sub>IN(1)</sub>  | Logical "1" Input Voltage               | $V_D = 5.25V$   |   |            | 2.0               | V (min)        |
| V <sub>IN(0)</sub>  | Logical "0" Input Voltage               | $V_D = 4.75V$   |   |            | 1.0               | V (max)        |
| I <sub>IN(1)</sub>  | Logical "1" Input Current               | $V_{IN} = 5.0V$   |   | 10         |                   | μΑ             |
| I <sub>IN(0)</sub>  | Logical "0" Input Current               | $V_{IN} = 0V$   |   | -10        |                   | μΑ             |
| C <sub>IN</sub>     | Digital Input Capacitance               |   |   | 5          |                   | pF             |
| D0-D11 [            | DIGITAL OUTPUT CHARACTERISTICS          |   |   |            |                   |                |
| \/                  | Logical "1" Output Voltage              | l0.5 mΛ   | $V_{DR} = 2.5V$                                     |            | 2.3               | V (min)        |
| V <sub>OUT(1)</sub> | Logical "1" Output Voltage              | $I_{OUT} = -0.5 \text{ mA}$   | $V_{DR} = 3V$                                       |            | 2.7               | V (min)        |
| V <sub>OUT(0)</sub> | Logical "0" Output Voltage              | $I_{OUT} = 1.6 \text{ mA}, V_{DR} = 3V$                               |   |            | 0.4               | V (max)        |
|                     | TDI STATE Output Current                | V <sub>OUT</sub> = 2.5V or 5V   | 100   |            | nA                |                |
| l <sub>OZ</sub>     | TRI-STATE Output Current                | V <sub>OUT</sub> = 0V   |   | -100       |                   | nA             |
| +I <sub>SC</sub>    | Output Short Circuit Source Current     | $V_{OUT} = 0V$  |   | -20        |                   | mA (min)       |
| -I <sub>SC</sub>    | Output Short Circuit Sink Current       | $V_{OUT} = V_{DR}$  |   | 20         |                   | mA (min)       |
| POWER S             | SUPPLY CHARACTERISTICS                  |   |   |            |                   |                |
| I <sub>A</sub>      | Analog Supply Current                   | PD Pin = DGND, V <sub>REF</sub> = 2<br>PD Pin = V <sub>DR</sub>       | 2.0V  | 30<br>2.8  | 39                | mA (max)<br>mA |
| I <sub>D</sub>      | Digital Supply Current                  | PD Pin = DGND<br>PD Pin = V <sub>DR</sub> , f <sub>CLK</sub> = 0      |   | 2<br>2.2   | 2.5               | mA (max)<br>mA |
| I <sub>DR</sub>     | Digital Output Supply Current           | PD Pin = DGND, $C_L = 0$ p<br>PD Pin = $V_{DR}$ , $f_{CLK} = 0$       | PD Pin = DGND, C <sub>1</sub> = 0 pF <sup>(5)</sup> |            |                   | mA<br>mA       |
|                     | Total Power Consumption                 | PD Pin = DGND, $C_L = 0$ p<br>PD Pin = $V_{DR}$ , $f_{CLK} = 0$       | F <sup>(6)</sup>                                    | 160<br>25  | 207               | mW<br>mW       |
| PSRR1+              | Power Supply Rejection Ratio            | Rejection of Positive Full-Scale Error with $V_A = 4.75V$ vs. $5.25V$ |   | 69         |                   | dBFS           |
| PSRR1-              | Power Supply Rejection Ratio            | Rejection of Negative Full $V_A = 4.75V$ vs. 5.25V                    | 51  |            | dBFS              |                |
| PSRR2               | Power Supply Rejection Ratio            | Rejection of Power Supply<br>MHz, 250 mV <sub>P-P</sub> riding on     |   | 48         |                   | dBFS           |

<sup>(1)</sup> The inputs are protected as shown below. Input voltage magnitudes above V or below GND will not damage this device, provided current is limited per ABSOLUTE MAXIMUM RATINGS (3). However, errors in the A/D conversion can occur if the input goes above V<sub>A</sub> or below GND by more than 100 mV. As an example, if V<sub>A</sub> is 4.75V, the full-scale input voltage must be ≤4.85V to ensure accurate conversions.

- (2) To ensure accuracy, it is required that |V<sub>A</sub>-V<sub>D</sub>| ≤ 100 mV and separate bypass capacitors are used at each power supply pin.
- (3) With the test condition for V<sub>REF</sub> = +2.0V (4V<sub>P-PA</sub> differential input), the 12-bit LSB is 977 μV.

(6) Excludes I<sub>DR</sub>. See note 5.

<sup>(4)</sup> Typical figures are at T<sub>A</sub> = T<sub>J</sub> = 25°C, and represent most likely parametric norms. Test limits are specified to TI's AOQL (Average Outgoing Quality Level).

<sup>(5)</sup> I is the cur<sub>DR</sub>rent consumed by the switching of the output drivers and is primarily determined by load capacitance on the output pins, the supply voltage, V<sub>DR</sub>, and the rate at which the outputs are switching (which is signal dependent). I<sub>DR</sub>=V<sub>DR</sub>(C<sub>0</sub> x f<sub>0</sub> + C<sub>1</sub> x f<sub>1</sub> +....C<sub>11</sub> x f<sub>11</sub>) where V<sub>DR</sub> is the output driver power supply voltage, C<sub>n</sub> is total capacitance on the output pin, and f<sub>n</sub> is the average frequency at which that pin is toggling.




#### AC ELECTRICAL CHARACTERISTICS

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +5V$ ,  $V_{DR} = +3.0V$ , PD = 0V,  $V_{REF} = +2.0V$ ,  $f_{CLK} = 10$  MHz,  $t_r = t_f = 3$  ns,  $C_L = 25$  pF/pin. **Boldface limits apply for T\_A = T\_J = T\_{MIN} to T\_{MAX}:** all other limits  $T_A = T_J = 25^{\circ}C$  (1) (2) (3) (4)

| Symbol                        | Parameter                               | Parameter Conditions         |     | Limits (5) | Units<br>(Limits) |  |
|-------------------------------|---|------------------------------|-----|------------|-------------------|--|
| f <sub>CLK</sub> <sup>1</sup> | Maximum Clock Frequency                 |                              | 10  | 15         | MHz (min)         |  |
| f <sub>CLK</sub> <sup>2</sup> | Minimum Clock Frequency                 |                              | 100 |            | kHz               |  |
| t <sub>CH</sub>               | Clock High Time                         |                              |     | 30         | ns (min)          |  |
| t <sub>CL</sub>               | Clock Low Time                          |                              |     | 30         | ns(min)           |  |
| t <sub>CONV</sub>             | Conversion Latency                      |                              |     | 6          | Clock Cycles      |  |
|                               | Data Outrot Dalay often Bising CLK Edge | V <sub>DR</sub> = 2.5V       | 11  | 16.8       | ns (max)          |  |
| t <sub>OD</sub>               | Data Output Delay after Rising CLK Edge | V <sub>DR</sub> = 3.0V       | 11  | 16.8       | ns (max)          |  |
| t <sub>AD</sub>               | Aperture Delay                          |                              | 1.2 |            | ns                |  |
| $t_{AJ}$                      | Aperture Jitter                         |                              | 2   |            | ps rms            |  |
| t <sub>DIS</sub>              | Data outputs into TRI-STATE Mode        |                              | 4   |            | ns                |  |
| t <sub>EN</sub>               | Data Outputs Active after TRI-STATE     |                              | 4   |            | ns                |  |
| t <sub>PD</sub>               | Power Down Mode Exit Cycle              | 0.1 µF cap on pins 30, 31,32 | 500 |            | ns                |  |

(1) The inputs are protected as shown below. Input voltage magnitudes above V<sub>A</sub> or below GND will not damage this device, provided current is limited per ABSOLUTE MAXIMUM RATINGS (3). However, errors in the A/D conversion can occur if the input goes above VA or below GND by more than 100 mV. As an example, if V<sub>A</sub> is 4.75V, the full-scale input voltage must be ≤4.85V to ensure accurate conversions



- To ensure accuracy, it is required that  $|V_A V| \le 100$  mV and separate bypass capacitors are used at each power supply pin.

- With the test condition for  $V_{REF}$  = +2.0V (4V<sub>P-P</sub> differential input), the 12-bit LSB is 977  $\mu$ V. Timing specifications are tested at TTL logic levels,  $V_{DIL}$  = 0.4V for a falling edge and  $V_{IH}$  = 2.4V for a rising edge. Typical figures are at  $T_A$  =  $T_J$  = 25°C, and represent most likely parametric norms. Test limits are specified to TI's AOQL (Average Outgoing Quality Level).



### **Specification Definitions**

**APERTURE DELAY** is the time after the rising edge of the clock to when the input signal is acquired or held for conversion.

**APERTURE JITTER (APERTURE UNCERTAINTY)** is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

**CLOCK DUTY CYCLE** is the ratio of the time during one cycle that a repetitive digital waveform is high to the total time of one period. The specification here refers to the ADC clock input signal.

**COMMON MODE VOLTAGE (V<sub>CM</sub>)** is the d.c. potential present at both signal inputs to the ADC.

**CONVERSION LATENCY** is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

**GAIN ERROR** is the deviation from the ideal slope of the transfer function. It is the difference between the Positive Full Scale Error and the Negative Full Scale Error:

**INTEGRAL NON LINEARITY (INL)** is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

**INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the intermodulation products to the total power in the original frequencies. IMD is usually expressed in dBFS.

**MISSING CODES** are those output codes that will never appear at the ADC outputs. The ADC12010 is ensured not to have any missing codes.

**NEGATIVE FULL SCALE ERROR** is the difference between the actual first code transition and its ideal value of ½ LSB above negative full scale.

**OFFSET ERROR** is the difference between the two input voltages  $(V_{IN} + - V_{IN} -)$  required to cause a transition from code 2047 to 2048.

**OUTPUT DELAY** is the time delay after the rising edge of the clock before the data update is presented at the output pins.

PIPELINE DELAY (LATENCY) See CONVERSION LATENCY

**POSITIVE FULL SCALE ERROR** is the difference between the actual last code transition and its ideal value of 1½ LSB below positive full scale.

**POWER SUPPLY REJECTION RATIO (PSRR)** is a measure of how well the ADC rejects a change in the power supply voltage. For the ADC12010, PSRR1 is the ratio of the change in Full-Scale Error that results from a change in the dc power supply voltage, expressed in dB. PSRR2 is a measure of how well an a.c. signal riding upon the power supply is rejected at the output.

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or dc.

Product Folder Links: ADC12010

(1)

**SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD)** Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding dc.

**SPURIOUS FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the desired signal amplitude to the amplitude of the peak spurious spectral component, where a spurious spectral component is any signal present in the output spectrum that is not present at the input and may or may not be a harmonic.

**TOTAL HARMONIC DISTORTION (THD)** is the ratio, expressed in dBc, of the rms total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

THD = 
$$20 \times \log \sqrt{\frac{f_2^2 + \ldots + f_{10}^2}{f_1^2}}$$
 (2)

where  $f_1$  is the RMS power of the fundamental (output) frequency and  $f_2$  through  $f_{10}$  are the RMS power in the first 9 harmonic frequencies.

## **Timing Diagram**




Figure 1. Output Timing

## **Transfer Characteristic**






Figure 2. Transfer Characteristic





## **ADC12010 TYPICAL PERFORMANCE CHARACTERISTICS**


 $V_A = V_D = 5.0V$ ,  $V_{DR} = 3.0V$ ,  $f_{CLK} = 10$  MHz,  $f_{IN} = 10.1$  MHz,  $V_{REF} = 2.0V$  unless otherwise stated





















 $V_A = V_D = 5.0V$ ,  $V_{DR} = 3.0V$ ,  $f_{CLK} = 10$  MHz,  $f_{IN} = 10.1$  MHz,  $V_{REF} = 2.0V$  unless otherwise stated















Submit Documentation Feedback


Copyright © 2003–2013, Texas Instruments Incorporated




 $V_A = V_D = 5.0V$ ,  $V_{DR} = 3.0V$ ,  $f_{CLK} = 10$  MHz,  $f_{IN} = 10.1$  MHz,  $V_{REF} = 2.0V$  unless otherwise stated












Figure 16.




Figure 18.




Figure 20.



 $V_A = V_D = 5.0V$ ,  $V_{DR} = 3.0V$ ,  $f_{CLK} = 10$  MHz,  $f_{IN} = 10.1$  MHz,  $V_{REF} = 2.0V$  unless otherwise stated




Figure 21.





Figure 23.



SINAD vs Clock Duty Cycle

80

70

60

50

40

20

30

40

50

60

70

80

CLOCK DUTY CYCLE (%)

Figure 22.





Figure 24.





 $V_A = V_D = 5.0V$ ,  $V_{DR} = 3.0V$ ,  $f_{CLK} = 10$  MHz,  $f_{IN} = 10.1$  MHz,  $V_{REF} = 2.0V$  unless otherwise stated SFDR vs Sample Rate






Figure 27.



 $t_{OD} \; vs \; V_{DR}$ 



90 80 SFDR (dB)

60

50 └ 5.0

7.5

10.0 SAMPLE RATE (MSPS) Figure 28.

12.5

15.0




Figure 30.






Figure 32.



 $V_A = V_D = 5.0V$ ,  $V_{DR} = 3.0V$ ,  $f_{CLK} = 10$  MHz,  $f_{IN} = 10.1$  MHz,  $V_{REF} = 2.0V$  unless otherwise stated





Submit Documentation Feedback

Copyright © 2003–2013, Texas Instruments Incorporated

www.ti.com

## **Functional Description**

Operating on a single +5V supply, the ADC12010 uses a pipeline architecture with error correction circuitry to help ensure maximum performance. The differential analog input signal is digitized to 12 bits.

The reference input is buffered to ease the task of driving that pin. The output word rate is the same as the clock frequency. The analog input voltage is acquired at the rising edge of the clock and the digital data for a given sample is delayed by the pipeline for 6 clock cycles.

A logic high on the power down (PD) pin reduces the converter power consumption to 40 mW.

Product Folder Links: ADC12010



#### **APPLICATION INFORMATION**

#### **OPERATING CONDITIONS**

We recommend that the following conditions be observed for operation of the ADC12010:

- $4.75V \le V_A \le 5.25V$
- $V_D = V_A$
- $2.35V \le V_{DR} \le V_{D}$
- 100 kHz ≤ f<sub>CLK</sub> ≤ 15 MHz
- 1.0V ≤ V<sub>REF</sub> ≤ 2.4V
- $1.0V \le V_{CM} \le 4.0V$

### **Analog Inputs**

The ADC12010 has two analog signal inputs,  $V_{IN}$ + and  $V_{IN}$ -. These two pins form a differential input pair. There is one reference input pin,  $V_{REF}$ .

#### **Reference Pins**

The ADC12010 is designed to operate with a 2.0V reference, but performs well with reference voltages in the range of 1.0V to 2.4V. Lower reference voltages will decrease the signal-to-noise ratio (SNR). Increasing the reference voltage (and the input signal swing) beyond 2.4V will degrade THD for a full-scale input.

It is important that all grounds associated with the reference voltage and the input signal make connection to the ground plane at a single point to minimize the effects of noise currents in the ground path.

The three Reference Bypass Pins ( $V_{RP}$ ,  $V_{RM}$  and  $V_{RN}$ ) are made available for bypass purposes. These pins should each be bypassed to ground with a 0.1  $\mu$ F capacitor. Smaller capacitor values will allow faster recovery from the power down mode, but may result in degraded noise performance. DO NOT LOAD these pins.

#### Signal Inputs

The signal inputs are  $V_{\text{IN}}+$  and  $V_{\text{IN}}-$ . The input signal,  $V_{\text{IN}},$  is defined as

$$V_{IN} = (V_{IN} +) - (V_{IN} -)$$
 (3)

Figure 35 shows the expected input signal range.

Note that the common mode input voltage range is 1V to 3V with a nominal value of  $V_A/2$ . The input signals should remain between ground and 4V.

The Peaks of the individual input signals (V<sub>IN</sub>+ and V<sub>IN</sub>-) should each never exceed the voltage described as

$$V_{IN}+, V_{IN}-=V_{REF}+V_{CM} \tag{4}$$

to maintain THD and SINAD performance.




Figure 35. Expected Input Signal Range

The ADC12010 performs best with a differential input with each input centered around  $V_{CM}$ . The peak-to-peak voltage swing at both  $V_{IN}$ + and  $V_{IN}$ - each should not exceed the value of the reference voltage or the output data will be clipped. The two input signals should be exactly 180° out of phase from each other and of the same amplitude. For single frequency inputs, angular errors result in a reduction of the effective full scale input. For a complex waveform, however, angular errors will result in distortion.



For angular deviations of up to 10 degrees from these two signals being 180 out of phase, the full scale error in LSB can be described as approximately

$$E_{FS} = 4096 (1 - \sin(90^{\circ} + \text{dev}))$$
 (5)

Where dev is the angular difference, in degrees, between the two signals having a 180° relative phase relationship to each other (see Figure 36). Drive the analog inputs with a source impedance less than  $100\Omega$ .




Figure 36. Angular Errors Between the Two Input Signals Will Reduce the Output Level

For differential operation, each analog input signal should have a peak-to-peak voltage equal to the input reference voltage,  $V_{REF}$ , and be centered around a common mode voltage,  $V_{CM}$ .

V<sub>IN+</sub> V<sub>IN</sub>-Output  $V_{CM} - V_{REF}/2$  $V_{CM} + V_{REF}/2$ 0000 0000 0000 V<sub>CM</sub> - V<sub>REF</sub>/4  $V_{CM} + V_{REF}/4$ 0100 0000 0000  $V_{CM}$  $V_{CM}$ 1000 0000 0000 V<sub>CM</sub> - V<sub>REF</sub>/4 1100 0000 0000  $V_{CM} + V_{REF}/4$  $V_{CM} + V_{REF}/2$  $V_{CM} - V_{REF}/2$ 1111 1111 1111

Table 1. Input to Output Relationship-Differential Input

Table 2. Input to Output Relationship-Single-Ended Input

| V <sub>IN</sub> ⁺                     | V <sub>IN</sub> - | Output         |
|---------------------------------------|-------------------|----------------|
| V <sub>CM</sub> - V <sub>REF</sub>    | V <sub>CM</sub>   | 0000 0000 0000 |
| V <sub>CM</sub> - V <sub>REF</sub> /2 | V <sub>CM</sub>   | 0100 0000 0000 |
| V <sub>CM</sub>                       | V <sub>CM</sub>   | 1000 0000 0000 |
| V <sub>CM</sub> + V <sub>REF</sub> /2 | V <sub>CM</sub>   | 1100 0000 0000 |
| V <sub>CM</sub> + V <sub>REF</sub>    | V <sub>CM</sub>   | 1111 1111 1111 |

#### **Single-Ended Operation**

Single-ended performance is lower than with differential input signals. For this reason, single-ended operation is not recommended. However, if single ended-operation is required, and the resulting performance degradation is acceptable, one of the analog inputs should be connected to the d.c. common mode voltage of the driven input. The peak-to-peak differential input signal should be twice the reference voltage to maximize SNR and SINAD performance (Figure 35b). For example, set  $V_{REF}$  to 1.0V, bias  $V_{IN}$ - to 1.0V and drive  $V_{IN}$ + with a signal range of 0V to 2.0V.

Because very large input signal swings can degrade distortion performance, better performance with a single-ended input can be obtained by reducing the reference voltage when maintaining a full-range output. Table 1 and Table 2 indicate the input to output relationship of the ADC12010.

## **Driving the Analog Input**

The  $V_{\text{IN}}^+$  and the  $V_{\text{IN}}^-$  inputs of the ADC12010 consist of an analog switch followed by a switched-capacitor amplifier. The capacitance seen at the analog input pins changes with the clock level, appearing as 8 pF when the clock is low, and 7 pF when the clock is high. Although this difference is small, a dynamic capacitance is more difficult to drive than is a fixed capacitance, so choose the driving amplifier carefully. The LMH6550, the LMH6702 and the LMH6628 are good amplifiers for driving the ADC12010.

The internal switching action at the analog inputs causes energy to be output from the input pins. As the driving source tries to compensate for this, it adds noise to the signal. To prevent this, use an RC at each of the inputs, as shown in Figure 38 and Figure 39. These components should be placed close to the ADC because the input pins of the ADC is the most sensitive part of the system and this is the last opportunity to filter the input. The capacitors should be eliminated for undersampling applications.

Copyright © 2003–2013, Texas Instruments Incorporated



The LMH6550 and the LMH6552 are excellent devices for driving the ADC12010, especially when single-ended to differential conversion with d.c. coupling is necessary. An example of the use of the LMH6550 to drive the analog input of the ADC12010 is shown in Figure 38.

For high frequency, narrow band applications, a transformer is generally the recommended way to drive the analog inputs, as shown in Figure 39.

#### **Input Common Mode Voltage**

The input common mode voltage,  $V_{CM}$ , should be in the range of 0.5V to 4.0V and be of a value such that the peak excursions of the analog signal does not go more negative than ground or more positive than 0.5 Volts below the  $V_A$  supply voltage. The nominal  $V_{CM}$  should generally be equal to  $V_{REF}/2$ , but  $V_{RM}$  can be used as a  $V_{CM}$  source as long as  $V_{CM}$  need not supply more than 10  $\mu$ A of current. Figure 38 shows the use of the  $V_{RM}$  output to drive the  $V_{CM}$  input of the LMH6550. The common mode output voltage of the LMH6550 is equal to the  $V_{CM}$  input input voltage.

#### **DIGITAL INPUTS**

The digital TTL/CMOS compatible inputs consist of CLK,  $\overline{OE}$  and PD.

#### **CLK**

The **CLK** signal controls the timing of the sampling process. Drive the clock input with a stable, low jitter clock signal in the range of 100 kHz to 15 MHz with rise and fall times of less than 3ns. The trace carrying the clock signal should be as short as possible and should not cross any other signal line, analog or digital, not even at 90°.

If the **CLK** is interrupted, or its frequency too low, the charge on internal capacitors can dissipate to the point where the accuracy of the output data will degrade. This is what limits the lowest sample rate to 100 ksps.

The duty cycle of the clock signal can affect the performance of the A/D Converter. Because achieving a precise duty cycle is difficult, the ADC12010 is designed to maintain performance over a range of duty cycles. While it is specified and performance is ensured with a 50% clock duty cycle, performance is typically maintained over a clock duty cycle range of 30% to 70%.

The clock line should be terminated at its source in the characteristic impedance of that line. It is highly desirable that the the source driving the ADC **CLK** pin only drive that pin. However, if that source is used to drive other things, each driven pin should be a.c. terminated with a series RC to ground, as shown in Figure 37, such that the resistor value is equal to the characteristic impedance of the clock line and the capacitor value is

$$C \ge \frac{4 \times t_{PR} \times L}{Z_0}$$
 (6)

where  $t_{PR}$  is the signal propagation rate down the clock line, "L" is the line length and  $Z_{O}$  is the characteristic impedance of the clock line. This termination should be as close as possible to the ADC clock pin but beyond it as seen from the clock source. Typical  $t_{PD}$  is about 150 ps/inch (60 ps/cm) on FR-4 board material. The units of "L" and  $t_{PD}$  should be the same (inches or centimeters).

Take care to maintain a constant clock line impedance throughout the length of the line. Refer to Application Note AN-905 (SNLA035) or AN-1113 (SNLA011) for information on setting and determining characteristic impedance.

## The OE Input

The OE pin, when high, puts the output pins into a high impedance state. When this pin is low the outputs are in the active state. The ADC12010 will continue to convert whether this pin is high or low, but the output can not be read while the  $\overline{\text{OE}}$  pin is high.

The  $\overline{\text{OE}}$  pin should NOT be used to multiplex devices together to drive a common bus as this will result in excessive capacitance on the data output pins, reducing SNR and SINAD performance of the converter. See Section 3.0.

0 Submit Documentation Feedback

Copyright © 2003–2013, Texas Instruments Incorporated



#### PD

The PD pin, when high, holds the ADC12010 in a power-down mode to conserve power when the converter is not being used. The power consumption in this state is 25 mW with a 10 Mhz clock and the output data pins are undefined in this mode. The data in the pipeline is corrupted while in the power down mode.

The Power Down Mode Exit Cycle time is determined by the value of the capacitors on pins 30, 31 and 32. These capacitors loose their charge in the Power Down mode and must be charged by on-chip circuitry before conversions can be accurate.

#### **DATA OUTPUTS**

The ADC12010 has 12 TTL/CMOS compatible Data Output pins. Valid offset binary data is present at these outputs while the  $\overline{\text{OE}}$  and PD pins are low. While the  $t_{\text{OD}}$  time provides information about output timing, a simple way to capture a valid output is to latch the data on the falling edge of the conversion clock (pin 10).

Be very careful when driving a high capacitance bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through  $V_{DR}$  and DR GND. These large charging current spikes can cause on-chip noise that can couple into the analog circuitry, degrading dynamic performance. Adequate power supply bypassing and careful attention to the ground plane will reduce this problem. Additionally, bus capacitance beyond that specified will cause  $t_{OD}$  to increase, making it difficult to properly latch the ADC output data. The result could be an apparent reduction in dynamic performance.

To minimize noise due to output switching, minimize the load currents at the digital outputs. This can be done by connecting buffers (74AC541, for example) between the ADC outputs and any other circuitry. Only one driven input should be connected to each output pin. Additionally, inserting series  $100\Omega$  resistors at the digital outputs, close to the ADC pins, will isolate the outputs from trace and other circuit capacitances and limit the output currents, which could otherwise result in performance degradation. See Figure 37.

While the ADC12010 will operate with  $V_{DR}$  voltages down to 1.8V,  $t_{OD}$  increases with reduced  $V_{DR}$ . Be careful of external timing when using reduced  $V_{DR}$ .




Figure 37. Simple Application Circuit with Single-Ended to Differential Buffer






Figure 38. Differential Drive Circuit of Figure 37




Figure 39. Driving the Signal Inputs with a Transformer

#### POWER SUPPLY CONSIDERATIONS

The power supply pins should be bypassed with a 10 µF capacitor and with a 0.1 µF ceramic chip capacitor within a centimeter of each power pin. Leadless chip capacitors are preferred because they have low series inductance.

As is the case with all high-speed converters, the ADC12010 is sensitive to power supply noise. Accordingly, the noise on the analog supply pin should be kept below 100 mV<sub>P-P</sub>.

No pin should ever have a voltage on it that is in excess of the supply voltages, not even on a transient basis. Be especially careful of this during turn on and turn off of power.



The  $V_{DR}$  pin provides power for the output drivers and may be operated from a supply in the range of 2.35V to  $V_D$  (nominal 5V). This can simplify interfacing to 3V devices and systems. **DO NOT operate the V\_{DR} pin at a voltage higher than V\_D.** 

#### LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. Maintaining separate analog and digital areas of the board, with the ADC12010 between these areas, is required to achieve specified performance.

The ground return for the data outputs (DR GND) carries the ground current for the output drivers. The output current can exhibit high transients that could add noise to the conversion process. To prevent this from happening, the DR GND pins should NOT be connected to system ground in close proximity to any of the ADC12010's other ground pins.

Capacitive coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry, and to keep the clock line as short as possible.

Digital circuits create substantial supply and ground current transients. The logic noise thus generated could have significant impact upon system noise performance. The best logic family to use in systems with A/D converters is one which employs non-saturating transistor designs, or has low noise characteristics, such as the 74LS, 74HC(T) and 74AC(T)Q families. The worst noise generators are logic families that draw the largest supply current transients during clock or signal edges, like the 74F and the 74AC(T) families. In high speed circuits, however, it is often necessary to use these higher speed devices. Best performance requires careful attention to PC board layout and to proper signal integrity techniques.

The effects of the noise generated from the ADC output switching can be minimized through the use of  $47\Omega$  to  $100\Omega$  resistors in series with each data output line. Locate these resistors as close to the ADC output pins as possible.




Figure 40. Example of a Suitable Layout

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane volume.

Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. To maximize accuracy in high speed, high resolution systems, however, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. Even the generally accepted 90° crossing should be avoided with the clock line as even a little coupling can cause problems at high frequencies. This is because other lines can introduce jitter into the clock line, which can lead to degradation of SNR. Also, the high speed clock can introduce noise into the analog chain.

Best performance at high frequencies and at high resolution is obtained with a straight signal path. That is, the signal path through all components should form a straight line wherever possible.



Be especially careful with the layout of inductors. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors should *not* be placed side by side, even with just a small part of their bodies beside each other.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the analog ground plane.

Figure 40 gives an example of a suitable layout. A single ground plane is recommended with separate analog and digital power planes. The analog and digital power planes should NOT overlap each other. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed over the analog power plane. All digital circuitry and I/O lines should be placed over the digital power plane. Furthermore, all components in the reference circuitry and the input signal chain that are connected to ground should be connected together with short traces and enter the ground plane at a single point. All ground connections should have a low inductance path to ground..

### **DYNAMIC PERFORMANCE**

To achieve the best dynamic performance, the clock source driving the CLK input must be free of jitter. Isolate the ADC clock from any digital circuitry with buffers, as with the clock tree shown in Figure 41.

As mentioned in LAYOUT AND GROUNDING, it is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce jitter into the clock signal, which can lead to reduced SNR performance, and the clock can introduce noise into other lines. Even lines with 90° crossings have capacitive coupling, so try to avoid even these 90° crossings of the clock line.




Figure 41. Isolating the ADC Clock from other Circuitry with a Clock Tree

### **COMMON APPLICATION PITFALLS**

Driving the inputs (analog or digital) beyond the power supply rails. For proper operation, all inputs should not go more than 100 mV beyond the supply rails (more than 100 mV below the ground pins or 100 mV above the supply pins). Exceeding these limits on even a transient basis may cause faulty or erratic operation. It is not uncommon for high speed digital components (e.g., 74F and 74AC devices) to exhibit overshoot or undershoot that goes above the power supply or below ground. A resistor of about  $47\Omega$  to  $100\Omega$  in series with any offending digital input, close to the signal source, will eliminate the problem.

Do not allow input voltages to exceed the supply voltage, even on a transient basis. Not even during power up or power down.

Be careful not to overdrive the inputs of the ADC12010 with a device that is powered from supplies outside the range of the ADC12010 supply. Such practice may lead to conversion inaccuracies and even to device damage.

Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through  $V_{DR}$  and DR GND. These large charging current spikes can couple into the analog circuitry, degrading dynamic performance. Adequate bypassing and maintaining separate analog and digital areas on the pc board will reduce this problem.

Additionally, bus capacitance beyond that specified will cause  $t_{OD}$  to increase, making it difficult to properly latch the ADC output data. The result could, again, be an apparent reduction in dynamic performance.

Submit Documentation Feedback

Copyright © 2003–2013, Texas Instruments Incorporated



The digital data outputs should be buffered (with 74AC541, for example). Dynamic performance can also be improved by adding series resistors at each digital output, close to the ADC12010, which reduces the energy coupled back into the converter output pins by limiting the output current. A reasonable value for these resistors is  $100\Omega$ .

**Using an inadequate amplifier to drive the analog input.** As explained in Signal Inputs, the capacitance seen at the input alternates between 8 pF and 7 pF, depending upon the phase of the clock. This dynamic load is more difficult to drive than is a fixed capacitance.

If the amplifier exhibits overshoot, ringing, or any evidence of instability, even at a very low level, it will degrade performance. A small series resistor and shunt capacitor at each amplifier output (as shown in Figure 38 and Figure 39) will improve performance. The LMH6550, the LMH6702 and the LMH6628 have been successfully used to drive the analog inputs of the ADC12010.

Also, it is important that the signals at the two inputs have exactly the same amplitude and be exactly 180° out of phase with each other. Board layout, especially equality of the length of the two traces to the input pins, will affect the effective phase between these two signals. Remember that an operational amplifier operated in the non-inverting configuration will exhibit more time delay than will the same device operating in the inverting configuration.

Operating with the reference pins outside of the specified range. As mentioned in Reference Pins,  $V_{REF}$  should be in the range of

$$1.0V \le V_{REF} \le 2.4V \tag{7}$$

Operating outside of these limits could lead to performance degradation.

Using a clock source with excessive jitter, using excessively long clock signal trace, or having other signals coupled to the clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR and SINAD performance.

Product Folder Links: ADC12010

## SNAS185B -APRIL 2003-REVISED MARCH 2013



## **REVISION HISTORY**

| Ch | anges from Revision A (March 2013) to Revision B   | Pa | ge |
|----|--|----|----|
| •  | Changed layout of National Data Sheet to TI format |    | 25 |



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

| Orderable Device   | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp       | Op Temp (°C) | Device Marking (4/5) | Samples |
|--------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|----------------------|---------|
| ADC12010CIVY/NOPB  | ACTIVE | LQFP         | NEY                | 32   | 250            | RoHS & Green | (6)<br>SN                     | Level-3-260C-168 HR | -40 to 85    | ADC12010<br>CIVY     | Samples |
| ADC12010CIVYX/NOPB | ACTIVE | LQFP         | NEY                | 32   | 1000           | RoHS & Green | SN                            | Level-3-260C-168 HR | -40 to 85    | ADC12010<br>CIVY     | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Nov-2024

## TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device             | U    | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------------|------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| ADC12010CIVYX/NOPB | LQFP | NEY                | 32 | 1000 | 330.0                    | 16.4                     | 9.8        | 9.8        | 2.0        | 12.0       | 16.0      | Q2               |

www.ti.com 18-Nov-2024




## \*All dimensions are nominal

| Device             | evice Package Type |     | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |  |
|--------------------|--------------------|-----|------|------|-------------|------------|-------------|--|
| ADC12010CIVYX/NOPB | LQFP               | NEY | 32   | 1000 | 356.0       | 356.0      | 36.0        |  |



www.ti.com 18-Nov-2024

## **TRAY**




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### \*All dimensions are nominal

| Device            | Package<br>Name | Package<br>Type | Pins | SPQ | Unit array<br>matrix | Max<br>temperature<br>(°C) | L (mm) | W<br>(mm) | Κ0<br>(μm) | P1<br>(mm) | CL<br>(mm) | CW<br>(mm) |
|-------------------|-----------------|-----------------|------|-----|----------------------|----------------------------|--------|-----------|------------|------------|------------|------------|
| ADC12010CIVY/NOPB | NEY             | LQFP            | 32   | 250 | 9 X 24               | 150                        | 322.6  | 135.9     | 7620       | 12.2       | 11.1       | 11.25      |



PLASTIC QUAD FLATPACK



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC registration MS-026.



PLASTIC QUAD FLATPACK




NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.7. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated