Data sheet acquired from Harris Semiconductor SCHS<sub>204</sub>J

# **CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A**

February 1998 - Revised December 2003

## **Features**

- **Operating Frequency Range**
	- Up to 18MHz (Typ) at  $V_{CC} = 5V$
	- Minimum Center Frequency of 12MHz at V<sub>CC</sub> = 4.5V
- **Choice of Three Phase Comparators**
	- **EXCLUSIVE-OR**
	- **Edge-Triggered JK Flip-Flop**
	- **Edge-Triggered RS Flip-Flop**
- **Excellent VCO Frequency Linearity**
- **VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption**
- **Minimal Frequency Drift**
- **Operating Power Supply Voltage Range**
	- **VCO Section . 3V to 6V**
- **Digital Section . 2V to 6V**
- **Fanout (Over Temperature Range)**
	- **Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads**
- **Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads**
- Wide Operating Temperature Range . . . -55<sup>o</sup>C to 125<sup>o</sup>C
- **Balanced Propagation Delay and Transition Times**
- **Significant Power Reduction Compared to LSTTL Logic ICs**
- **HC Types**
	- **2V to 6V Operation**
	- **High Noise Immunity:**  $N_{\text{IL}}$  **= 30%,**  $N_{\text{IH}}$  **= 30% of V<sub>CC</sub>** at  $V_{CC}$  = 5V
- **HCT Types**
	- **4.5V to 5.5V Operation**
	- **Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min)**
	- **CMOS Input Compatibility, Il** ≤ **1**µ**A at VOL, VOH**

## **Applications**

- **FM Modulation and Demodulation**
- **Frequency Synthesis and Multiplication**
- **Frequency Discrimination**
- **Tone Decoding**
- **Data Synchronization and Conditioning**
- **Voltage-to-Frequency Conversion**
- **Motor-Speed Control**

# **High-Speed CMOS Logic Phase-Locked Loop with VCO**

## **Description**

The 'HC4046A and 'HCT4046A are high-speed silicon-gate CMOS devices that are pin compatible with the CD4046B of the "4000B" series. They are specified in compliance with JEDEC standard number 7.

The 'HC4046A and 'HCT4046A are phase-locked-loop circuits that contain a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3). A signal input and a comparator input are common to each comparator.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.

# **Ordering Information**



NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

Copyright © 2003, Texas Instruments Incorporated



**10**

**DEMOUT**

## **Pin Descriptions**



**5**

**9**

**VCOIN INH**

**R2**

**12**

**VCO**



### **General Description**

#### **VCO**

The VCO requires one external capacitor C1 (between C1<sub>A</sub> and C1<sub>B</sub>) and one external resistor R1 (between R<sub>1</sub> and GND) or two external resistors R1 and R2 (between  $R_1$  and GND, and  $R_2$  and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required. See logic diagram, Figure 1.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEM<sub>OUT</sub>). In contrast to conventional techniques where the DEM<sub>OUT</sub> voltage is one threshold voltage lower than the VCO input voltage, here the DEMOUT voltage equals that of the VCO input. If DEM<sub>OUT</sub> is used, a load resistor ( $R_S$ ) should be connected from  $DEM_{OUT}$  to GND; if unused,  $DEM_{OUT}$  should be left open. The VCO output (VCO<sub>OUT</sub>) can be connected directly to the comparator input (COMP<sub>IN</sub>), or connected via a frequencydivider. The VCO output signal has a specified duty factor of 50%. A LOW level at the inhibit input (INH) enables the VCO and demodulator, while a HIGH level turns both off to minimize standby power consumption.

#### **Phase Comparators**

The signal input  $(SIG_{IN})$  can be directly coupled to the selfbiasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

#### **Phase Comparator 1 (PC1)**

This is an Exclusive-OR network. The signal and comparator input frequencies (fi ) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple  $(f_r = 2f_i)$  is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/\pi)$  ( $\phi$ SIG<sub>IN</sub> -  $\phi$ COMP<sub>IN</sub>) where  $V_{DEMOUT}$ is the demodulator output at pin 10;  $V_{DEMOUT} = V_{PC1OUT}$ (via low-pass filter).

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 ( $V<sub>DEMOUT</sub>$ ), is the resultant of the phase differences of signals (SIG<sub>IN</sub>) and the comparator input (COMP<sub>IN</sub>) as shown in Figure 2. The average of  $V<sub>DEM</sub>$  is equal to 1/2  $V_{CC}$  when there is no signal or noise at SIG<sub>IN</sub>, and with this input the VCO oscillates at the center frequency  $(f_0)$ . Typical waveforms for the PC1 loop locked at  $f_0$  are shown in Figure 3.

The frequency capture range  $(2f_C)$  is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range  $(2f<sub>1</sub>)$  is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock behavior even with very noisy input signals. Typical of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency.



**COMPARATOR 1, LOOP LOCKED AT fo**

#### **Phase Comparator 2 (PC2)**

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of  $SIG_{IN}$  and  $COMP_{IN}$  are not important. PC2 comprises two D-type flip-flops, control-gating and a threestate output stage. The circuit functions as an up-down counter (Figure 1) where  $SIG_{IN}$  causes an up-count and  $COMP_{IN}$  a down-count. The transfer function of PC2, assuming ripple  $(f_r = f_i)$  is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/4\pi)$  ( $\phi$ SIG<sub>IN</sub> -  $\phi$ COMP<sub>IN</sub>) where V<sub>DEMOUT</sub> is the demodulator output at pin 10;  $V<sub>DEMOUT</sub> = V<sub>PC2OUT</sub>$  (via low-pass filter).

The average output voltage from PC2, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10  $(V<sub>DEMOU</sub>T)$ , is the resultant of the phase differences of  $SIG<sub>IN</sub>$  and  $COMP<sub>IN</sub>$  as shown in Figure 4. Typical waveforms for the PC2 loop locked at  $f_0$  are shown in Figure 5.



#### **FIGURE 5. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 2, LOOP LOCKED AT fo**

When the frequencies of  $\text{SIG}_{\text{IN}}$  and  $\text{COMP}_{\text{IN}}$  are equal but the phase of  $SIG_{IN}$  leads that of  $COMP_{IN}$ , the p-type output driver at  $PC2<sub>OUT</sub>$  is held "ON" for a time corresponding to the phase difference ( $\phi$ DEMOUT). When the phase of SIG<sub>IN</sub> lags that of  $COMP_{IN}$ , the n-type driver is held "ON".

When the frequency of  $\text{SIG}_{\text{IN}}$  is higher than that of COMP<sub>IN</sub>, the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n- and p-type drivers are "OFF" (three-state). If the SIG<sub>IN</sub> frequency is lower than the COMP<sub>IN</sub> frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to  $PC2<sub>OUT</sub>$  varies until the signal and comparator inputs are equal in both phase and

frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in three-state and the VCO input at pin 9 is a high impedance. Also in this condition, the signal at the phase comparator pulse output (PCP $_{\text{OUT}}$ ) is a HIGH level and so can be used for indicating a locked condition.

Thus, for PC2, no phase difference exists between  $SIG_{IN}$ and  $COMP_{IN}$  over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p- and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at  $SIG_{IN}$ , the VCO adjusts, via PC2, to its lowest frequency.

#### **Phase Comparator 3 (PC3)**

This is a positive edge-triggered sequential phase detector using an RS-type flip-flop. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of  $SIG_{IN}$  and  $COMP_{IN}$  are not important. The transfer characteristic of PC3, assuming ripple ( $f_r = f_i$ ) is suppressed, is:

 $V_{DEMOUT}$  =  $(V_{CC}/2p)$  (fSIG<sub>IN</sub> - fCOMP<sub>IN</sub>) where V<sub>DEMOUT</sub> is the demodulator output at pin 10; V<sub>DEMOUT</sub>  $=$  V<sub>PC3OUT</sub> (via low-pass filter).

The average output from PC3, fed to the VCO via the lowpass filter and seen at the demodulator at pin 10 (V<sub>DEMOUT</sub>), is the resultant of the phase differences of  $SIG<sub>IN</sub>$  and  $COMP<sub>IN</sub>$  as shown in Figure 6. Typical waveforms for the PC3 loop locked at  $f_0$  are shown in Figure 7.

The phase-to-output response characteristic of PC3 (Figure 6) differs from that of PC2 in that the phase angle between SIG<sub>IN</sub> and COMP<sub>IN</sub> varies between  $0^0$  and 360<sup>o</sup> and is 180<sup>0</sup> at the center frequency. Also PC3 gives a greater voltage swing than PC2 for input phase differences but as aconsequence the ripple content of the VCO input signal is higher. With no signal present at  $SIG_{IN}$ , the VCO adjusts, via PC3, to its highest frequency.

The only difference between the HC and HCT versions is the input level specification of the INH input. This input disables the VCO section. The comparator's sections are identical, so that there is no difference in the  $SIG_{IN}$  (pin 14) or  $COMP_{IN}$ (pin 3) inputs between the HC and the HCT versions.







φ**DEMOUT = (**φ**SIGIN -** φ**COMPIN)**





#### **Absolute Maximum Ratings**



### **Operating Conditions**







CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

#### **DC Electrical Specifications**



## **DC Electrical Specifications (Continued)**



#### Offset Voltage VCO<sub>IN</sub> to V<sub>DEM</sub> VOFF  $\overline{V_I}$  =  $V_{VCO IN}$  = Values Taken Over R<sub>S</sub> Range See Figure 23 3 | - | ±30 | - | - | - | - | - | - | mV 4.5  $\vert$  -  $\vert$   $\pm$ 20  $\vert$  -  $\vert$  -  $\vert$  -  $\vert$  -  $\vert$  -  $\vert$  -  $\vert$  mV 6 - 1±10 | - | - | - | - | - | mV Dynamic Output Resistance at **DEMOUT**  $R_D$  |  $V_{DEMOUT}$  = | 3 | - | 25 | - | - | - | - | - |  $\Omega$ 4.5  $\vert$  -  $\vert$  25  $\vert$  -  $\vert$  -  $\vert$  -  $\vert$  -  $\vert$  -  $\vert$  Ω 6 **| - | 25 | - | - | - | - | - |** Ω Quiescent Device **Current**  $I_{CC}$  Pins 3, 5 and 14 at V<sub>CC</sub> Pin 9 at GND, I<sub>1</sub> at Pins 3 and 14 to be excluded 6 **| - | - | 8 | - | 80 | - | 160 |** μ.Α **HCT TYPES VCO SECTION** INH High Level Input Voltage  $V_{\text{IH}}$   $\begin{vmatrix} -1 & 4.5 & \text{to} \\ 0 & -1 & 4.5 & \text{to} \end{vmatrix}$ 5.5 2 | - | - | 2 | - | 2 | - | V INH Low Level Input Voltage  $V_{\text{IL}}$   $4.5 \text{ to}$ 5.5 - | - | 0.8 | - | 0.8 | - | 0.8 | V VCO<sub>OUT</sub> High Level Output Voltage CMOS Loads V<sub>OH</sub> |V<sub>IH</sub>or V<sub>IL</sub>| -0.02 | 4.5 | 4.4 | - | 4.7 | - | 4.4 | - | V VCO<sub>OUT</sub> High Level Output Voltage TTL Loads -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V VCO<sub>OUT</sub> Low Level Output Voltage CMOS Loads V<sub>OL</sub> |V<sub>IH</sub> or V<sub>IL</sub>| 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V VCO<sub>OUT</sub> Low Level Output Voltage TTL Loads 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V C1A, C1B Low Level Output Voltage (Test Purposes Only) V<sub>OL</sub> |V<sub>IH</sub> or V<sub>IL</sub>| 4 | 4.5 | - | - | 0.40 | - | 0.47 | - | 0.54 | V **INH VCO<sub>IN</sub>** Input Leakage Current I<sub>I</sub> Any Voltage Between V<sub>CC</sub> and **GND** 5.5 **| - | |** ±0.1 **| - |** ±1 **| - | ±1 | µA** R1 Range (Note 2)  $\begin{vmatrix} - & - & - & 4.5 & 3 & - & 300 & - & - & - & - & 600 \\ - & - & - & - & - & - & - & - & - \end{vmatrix}$  = kΩ R2 Range (Note 2) - - - 4.5 3 - 300 - - - -  $k\Omega$ C1 Capacitance Range - | - | - | 4.5 | 0 | - | No Limit - **|** - **|** - **|** - **|** pF VCO<sub>IN</sub> Operating Voltage Range - **Over the range** specified for R1 for Linearity See Figure 10, and 34 - 37 (Note 3) 4.5 | 1.1 | - | 3.2 | - | - | - | - | V **PHASE COMPARATOR SECTION** SIG<sub>IN</sub>, COMP<sub>IN</sub> DC Coupled High-Level Input Voltage  $V_{\text{IH}}$   $\begin{vmatrix} -1 & -1 \\ 1 & -1 \end{vmatrix}$  4.5 to 5.5 2 | - | - | 2 | - | 2 | - | V **DC Electrical Specifications (Continued) PARAMETER** SYMBOL **TEST CONDITIONS**  $V_{\text{CC}}$ <br> $V_{\text{I}}(V)$   $V_{\text{O}}(mA)$   $V_{\text{C}}(V)$ **(V) 25oC -40oC TO 85oC -55oC TO 125oC VI (V) IO (mA) MIN TYP MAX MIN MAX MIN MAX UNITS**  $V_{\rm CC}$ 2  $V_{\underline{CC}}$  $\bar{2}$

#### **DC Electrical Specifications (Continued)**



NOTES:

2. The value for R1 and R2 in parallel should exceed 2.7kΩ.

3. The maximum operating voltage can be as high as  $V_{CC}$ -0.9V, however, this may result in an increased offset voltage.

4. For dual-supply systems theoretical worst case ( $V_1 = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

## **HCT Input Loading Table**



NOTE: Unit load is ∆l<sub>CC</sub> limit specific in DC Electrical Specifications<br>Table, e.g., 360μA max. at 25<sup>o</sup>C.

#### **Switching Specifications**  $C_L = 50pF$ , Input  $t_r$ ,  $t_f = 6ns$







**Switching Specifications** C<sub>L</sub> = 50pF, Input t<sub>r</sub>, t<sub>f</sub> = 6ns (Continued)

**Test Circuits and Waveforms**



**FIGURE 8. INPUT TO OUTPUT PROPAGATION DELAYS AND OUTPUT TRANSITION TIMES**



**FIGURE 9. THREE STATE ENABLE AND DISABLE TIMES FOR PC2OUT**

# **Typical Performance Curves**





#### **Typical Performance Curves (Continued)**







**FIGURE 13. HC4046A TYPICAL CENTER FREQUENCY vs R1,**  $C1 (V_{CC} = 3V, R2 = OPEN)$ 





**FIGURE 12. HC4046A TYPICAL CENTER FREQUENCY vs R1,**  $C1 (V_{CC} = 6V)$ 



**FIGURE 14. HCT4046A TYPICAL CENTER FREQUENCY vs R1,**  $C1 (V_{CC} = 4.5V)$ 





 $C1 (V_{CC} = 5.5V)$ 



#### **Typical Performance Curves (Continued)**







**FIGURE 25. HCT4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1**



**FIGURE 24. HC4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1 (V<sub>CC</sub> = 6V)** 



**FIGURE 26. HC4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF**  $R1 (V_{CC} = 4.5V)$ 































**FIGURE 41. HCT4046A VCO POWER DISSIPATION vs R2 (C1 = 50pF, 1**µ**F)**







**FIGURE 42. HCT4046A VCO POWER DISSIPATION vs R1 (C1 = 50pF, 1**µ**F)**



**FIGURE 43. HC4046A VCO POWER DISSIPATION vs R2 (C1 = 50pF, 1**µ**F)**



## **Application Information**

This information is a guide for the approximation of values of external components to be used with the 'HC4046A and 'HCT4046A in a phase-lock-loop system.

References should be made to Figures 11 through 15 and Figures 27 through 32 as indicated in the table.

Values of the selected components should be within the following ranges:









## **PACKAGING INFORMATION**





**(1)** The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs. **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. **NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **OTHER QUALIFIED VERSIONS OF CD54HC4046A, CD54HCT4046A, CD74HC4046A, CD74HCT4046A :**

• Catalog : [CD74HC4046A,](http://focus.ti.com/docs/prod/folders/print/cd74hc4046a.html) [CD74HCT4046A](http://focus.ti.com/docs/prod/folders/print/cd74hct4046a.html)

• Military : [CD54HC4046A,](http://focus.ti.com/docs/prod/folders/print/cd54hc4046a.html) [CD54HCT4046A](http://focus.ti.com/docs/prod/folders/print/cd54hct4046a.html)

NOTE: Qualified Version Definitions:



- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



**TEXAS** 

### **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024



\*All dimensions are nominal



## **TEXAS NSTRUMENTS**

www.ti.com 25-Sep-2024

## **TUBE**



# **B - Alignment groove width**

#### \*All dimensions are nominal





# **PACKAGE OUTLINE**

**NS0016A SOP - 2.00 mm max height** 

SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



# **EXAMPLE BOARD LAYOUT**

# **NS0016A SOP - 2.00 mm max height**

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# **NS0016A SOP - 2.00 mm max height**

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



 $D (R-PDSO-G16)$ 

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- 6 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





# **PACKAGE OUTLINE**

# **PW0016A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# **EXAMPLE BOARD LAYOUT**

# **PW0016A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# **PW0016A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

### PLASTIC SMALL-OUTLINE PACKAGE

## NS (R-PDSO-G\*\*) 14-PINS SHOWN



NOTES: All linear dimensions are in millimeters. А.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



 $J (R-GDIP-T**)$ 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# $N (R-PDIP-T**)$

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.
- $\Diamond$  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\overline{\textcircled{b}}$  The 20 pin end lead shoulder width is a vendor option, either half or full width.

![](_page_35_Picture_9.jpeg)

### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated