











SN74LV07A

SCES337K-MAY 2000-REVISED OCTOBER 2014

SN74LV07A Hex Buffers/Drivers With Open-Drain Outputs

Features

- 2-V to 5.5-V V_{CC} Operation
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Outputs are Disabled During Power Up and Power Down With Inputs Tied to V_{CC}
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model
 - 200-V Machine Model
 - 1000-V Charged-Device Model

2 Applications

- Servers
- Telecom Infrastructures
- TV Set-Top Boxes

Description

These hex buffers/drivers are designed for 2-V to 5.5-V V_{CC} operation.

The SN74LV07A device performs the Boolean function Y = A in positive logic.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	TVSOP (14)	3.60 mm x 4.40 mm		
	SOIC (14)	8.65 mm x 3.91 mm		
SN74LV07A	SOP (14)	10.30 mm x 5.30 mm		
	SSOP (14)	6.20 mm x 5.30 mm		
	TSSOP (14)	5.00 mm x 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 Simplified Schematic






Table of Contents

1	Features 1	9	Detailed Description	7
2	Applications 1	-	9.1 Overview	
3	Description 1		9.2 Functional Block Diagram	
4	Simplified Schematic		9.3 Feature Description	
5	Revision History		9.4 Device Functional Modes	7
6	Pin Configuration and Functions	10	Application and Implementation	8
-	_		10.1 Application Information	
7	Specifications		10.2 Typical Application	
	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	
	7.2 Handling Ratings	12	Layout	
	7.3 Recommended Operating Conditions		12.1 Layout Guidelines	
	7.4 Thermal Information		•	
	7.5 Electrical Characteristics 5			
	7.6 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V 5	13	Device and Documentation Support	
	7.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 5$		13.1 Related Links	10
	7.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 6$		13.2 Trademarks	10
	7.9 Noise Characteristics		13.3 Electrostatic Discharge Caution	10
	7.10 Operating Characteristics 6		13.4 Glossary	
	, ,	14	Mechanical, Packaging, and Orderable	
_	21		Information	10
8	Parameter Measurement Information 7			


5 Revision History

CI	hanges from Revision J (October 2010) to Revision K	Page
•	Updated document to new TI data sheet format	
•	Deleted Ordering Information table.	······································
•	Added Handling Ratings table	4
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table.	4
•	Added Thermal Information table.	!
•	Added Typical Characteristics.	(
•	Added Detailed Description section	
•	Added Application and Implementation section	8
•	Added Power Supply Recommendations and Layout sections	9



6 Pin Configuration and Functions

SN74LV07A . . . D, DB, DGV, NS, OR PW PACKAGE



Pin Functions

Р	IN		PEODINE
NAME	NO.	I/O	DESCRIPTION
1A	1	I	1A Input
1Y	2	0	1Y Output
2A	3	I	2A Input
2Y	4	0	2Y Output
ЗА	5	I	3A Input
3Y	6	0	3Y Output
4A	9	I	4A Input
4Y	8	0	4Y Output
5A	11	I	5A Input
5Y	10	0	5Y Output
6A	13	I	6A Input
6Y	12	0	6Y Output
GND	7	_	Ground Pin
V _{CC}	14	_	Power Pin

Copyright © 2000–2014, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V_{CC}	Supply voltage range		-0.5	7	V	
VI	Input voltage range ⁽²⁾	-0.5	7	V		
Vo	Voltage range applied to any output in the high-im	-0.5	7	V		
I _{IK}	Input clamp current	V _I < 0		-20	mA	
I _{OK}	Output clamp current	V _O < 0		- 50	mA	
Io	Continuous output current	$V_O = 0$ to V_{CC}		-35	mA	
	Continuous current through V _{CC} or GND	, , , , , , , , , , , , , , , , , , , ,				

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	e	- 65	150	ů
V	Floatrootatio diocharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	\/
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)		1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT			
V _{CC}	Supply voltage		2	5.5	V			
		V _{CC} = 2 V	1.5					
\/	High level input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} × 0.7		V			
V_{IH}	High level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		V			
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7					
		V _{CC} = 2 V		0.5	V			
\ <i>/</i>	Low lovel input veltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$				
V_{IL}	Low level input voltage	V _{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$	V			
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$						
VI	Input voltage		0	5.5	V			
Vo	Output voltage		0	5.5	V			
		V _{CC} = 2 V		50	μΑ			
	Low lovel output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2				
l _{OL}	Low level output current	V _{CC} = 3 V to 3.6 V		8	mA			
		V _{CC} = 4.5 V to 5.5 V		16				
		V _{CC} = 2.3 V to 2.7 V		200				
Δt/Δν	Input transition rise and fall rate	V _{CC} = 3 V to 3.6 V		ns/V				
		V _{CC} = 4.5 V to 5.5 V						
T _A	Operating free-air temperature		-40	125	°C			

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

Product Folder Links: SN74LV07A

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

			SN74LV07A								
	THERMAL METRIC ⁽¹⁾	D	DB	DGV	NS	PW	UNIT				
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	100.6	112.5	135.2	95.4	128.7					
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.8	65.0	57.9	52.9	57.2					
$R_{\theta JB}$	Junction-to-board thermal resistance	54.9	59.9	68.3	51.2	70.7	°C/W				
ΨЈТ	Junction-to-top characterization parameter	25.0	25.0	9.2	17.9	9.3					
ΨЈВ	Junction-to-board characterization parameter	54.7	59.3	67.6	53.8	70.0					

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	SI	N74LV07A		-40°C to 125°C SN74LV07A								
			MIN	TYP MA	X MIN	TYP	MAX							
	I _{OL} = 50 μA	2 V to 5.5 V		0	.1		0.1							
V	I _{OL} = 2 mA	2.3 V		0	.4		0.4	V						
V_{OL}	I _{OL} = 8 mA	3 V		0.4	4		0.44	V						
	I _{OL} = 16 mA	4.5 V		0.5	55		0.55							
I _I	V _I = 5.5 V or GND	0 to 5.5 V		±1		±1		±1		±1			±1	μA
I _{OH}	$V_{I} = V_{IH},$ $V_{OH} = V_{CC}$	5.5 V		±2	.5		±2.5	μΑ						
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		2	20		20	μA						
I _{off}	V_I or $V_O = 0$ to 5.5 V	0			5		5	μA						
C _i	V _I = V _{CC} or GND	3.3 V		1.6		1.6		pF						

7.6 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD T _A = 25°C		SN74LV07A		-40°C to 125°C SN74LV07A		UNIT		
	(INFOT)	(001701)	CAFACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Α	Υ	0 45 -5		6.6 ⁽¹⁾	10.4 ⁽¹⁾	1	13	1	14	20
t _{PHL}	Α	Y	$C_L = 15 pF$		7.5 ⁽¹⁾	10.4 ⁽¹⁾	1	13	1	14	ns
t _{PLH}	Α	Υ	C _L = 50 pF		11.1	15.2	1	18	1	19	20
t _{PHL}	А	Υ			9.6	15.2	1	18	1	19	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	1	_A = 25°C		SN74L\	/07A	-40°C to 1 SN74LV		UNIT
	(INPOT)	(001701)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	Υ	0 45 5		5 ⁽¹⁾	7.1 ⁽¹⁾	1	8.5	1	9.5	
t _{PHL}	Α	Υ	$C_L = 15 \text{ pF}$		5 ⁽¹⁾	7.1 ⁽¹⁾	1	8.5	1	9.5	ns
t _{PLH}	Α	Υ	C _L = 50 pF		8.2	10.6	1	12	1	13	
t _{PHL}	А	Y			6.6	10.6	1	12	1	13	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

Product Folder Links: SN7

Copyright © 2000-2014, Texas Instruments Incorporated



7.8 Switching Characteristics, $V_{cc} = 5 V \pm 0.5 V$

operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	٦	Γ _A = 25°C		SN741	_V07A	-40°C to 12 SN74LV0		UNIT
	(INPUT)	(001201)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Α	Υ	0 45 5		3.8	5.5 ⁽¹⁾	1	6.5	1	7.2	
t _{PHL}	Α	Υ	$C_L = 15 pF$		3.4 ⁽¹⁾	5.5 ⁽¹⁾	1	6.5	1	7.2	ns
t _{PLH}	А	Y	0 50-5		5.7	7.5	1	8.5	1	9.2	
t _{PHL}	Α	Υ	$C_L = 50 \text{ pF}$		4.5	7.5	1	8.5	1	9.2	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.9 Noise Characteristics(1)

 V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C

	PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		0.4	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic VOL		-0.1	-0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic V _{OH}		3.2		V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V


⁽¹⁾ Characteristics are for surface-mount packages only.


7.10 Operating Characteristics

 $T_{\Delta} = 25^{\circ}C$

	PARAMETER	TEST C	CONDITIONS	V _{CC}	TYP	UNIT
0	Power dissipation capacitance C _L =	C 50 pF	f 10 MH=	3.3 V	2.9	F
C_{pd}		$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	5.3	p⊦

7.11 Typical Characteristics






Submit Documentation Feedback

Copyright © 2000–2014, Texas Instruments Incorporated



8 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f \leq$ 3 ns.
- C. The outputs are measured one at a time, with one input transition per measurement.

Figure 3. Load Circuit and Voltage Waveforms

9 Detailed Description

9.1 Overview

The outputs of the SN74LV07A device are open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 16 mA at 5-V V_{CC} . Inputs can be driven from 2.5-V, 3.3-V, or 5-V (CMOS) devices. This feature allows the use of the SN74LV07A device as a translator in a mixed-system environment. This device is fully specified for partial power-down applications using I_{off} . The I_{off} circuitry disables the outputs, thus preventing a damaging current backflow through the device when it is powered down.

9.2 Functional Block Diagram



Figure 4. Logic Diagram, Each Buffer/Driver (Positive Logic)

9.3 Feature Description

- · Wide operating voltage range
 - Operates from 2 V to 5.5 V
- Allows up or down voltage translation
 - Inputs and outputs accept voltages to 5.5 V
- I_{off} feature
 - Allows voltages on the inputs and outputs when V_{CC} is 0 V

9.4 Device Functional Modes

Table 1. Function Table (Each Buffer/Driver)

INPUT A	OUTPUT Y
Н	Н
L	L



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LV07A device is a low drive, open-drain CMOS device that can be used for a multitude of buffer type functions. The inputs are 5.5-V tolerant. The outputs are open drain and 5.5-V tolerant; thus, allowing the device to translate up to 5.5 V or down to any other voltage between GND and 5.5 V.

10.2 Typical Application




Figure 5. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and is open drain, so it has low output drive only. Care should be taken to avoid bus contention, because it can drive currents that would exceed maximum limits. Parallel output drive can create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.


10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see Δt/ΔV in the Recommended Operating Conditions table.
 - For specified high and low levels, see V_{IH} and V_{IL} in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommended Output Conditions:
 - Load currents should not exceed 35 mA per output and 50 mA total for the part.



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 µF is recommended. If there are multiple V_{CC} terminals then 0.01 µF or 0.022 µF is recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 µF and 1 µF are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC}, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

12.2 Layout Example




Figure 7. Layout Diagram



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74LV07A	Click here	Click here	Click here	Click here	Click here

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LV07A

www.ti.com 2-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
			_				(6)				
SN74LV07AD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125	LV07A	
SN74LV07ADBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07ADGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07ADRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07ANS	OBSOLETE	SOP	NS	14		TBD	Call TI	Call TI		74LV07A	
SN74LV07ANSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV07A	Samples
SN74LV07APW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	LV07A	
SN74LV07APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07APWRG3	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07APWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07APWT	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	LV07A	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

www.ti.com 2-Dec-2024

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 7-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV07ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV07ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV07ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV07ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV07ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV07ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV07ANSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV07APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV07APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV07APWRG3	TSSOP	PW	14	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
SN74LV07APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV07APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 7-Dec-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV07ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LV07ADGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LV07ADR	SOIC	D	14	2500	353.0	353.0	32.0
SN74LV07ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV07ADRG4	SOIC	D	14	2500	353.0	353.0	32.0
SN74LV07ADRG4	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV07ANSR	SOP	NS	14	2000	356.0	356.0	35.0
SN74LV07APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV07APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV07APWRG3	TSSOP	PW	14	2000	366.0	364.0	50.0
SN74LV07APWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV07APWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated