

LOW-NOISE, HIGH-SPEED, CURRENT FEEDBACK AMPLIFIERS

Check for Samples: [THS3112](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=ths3112), [THS3115](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=ths3115)

- - **– 2.9-pA/√Hz Noninverting Current Noise • Video Distribution**
	- **• Motor Drivers – 10.8-pA/√Hz Inverting Current Noise**
	- **• Piezo Drivers – 2.2-nV/√Hz Voltage Noise**
- **• Wide Supply Voltage Range: ±5 ^V to [±] ¹⁵ ^V DESCRIPTION**
- **• Wide Output Swing:**
	-
-
- -
	-
- -
- -
- **• Standard SOIC, SOIC PowerPAD™, and TSSOP PowerPAD Packages**
- **• Evaluation Module Available**

¹FEATURES APPLICATIONS

- **²³• Low Noise: • Communication Equipment**
	-
	-
	-

The THS3112/5 are low-noise, high-speed current - 25-V_{PP} Output Voltage, R_L = 100 Ω, ±15-V

feedback amplifiers, ideal for any application requiring

high output current. The low noninverting current **• High Output Current: 150 mA (Min)** noise of 2.9 pA/√Hz and the low inverting current noise of 10.8 pA/√Hz increase signal-to-noise ratios **• High Speed:** for enhanced signal resolution. The THS3112/5 can **– 110-MHz (–3-dB BW, ^G ⁼ 1, ±15 V)** operate from ±5-V to ±15-V supply voltages, while **– 1550-V/µs Slew Rate (G = 2, ±15 V)** drawing as little as 4.5 mA of supply current per **• Low Distortion (G = 2):** channel. It offers low –78-dBc total harmonic distortion driving 2 V_{PP} into a 100-Ω load. The **– –78 dBc (1 MHz, 2 V_{PP}, 100-Ω Load)** THS3115 features a low-power shutdown mode,
 Low-Power Shutdown (THS3115) consuming only 300-μA shutdown quiescent current **• consuming only 300-μA shutdown quiescent current – 300-µA Shutdown Quiescent Current per** per channel. The THS3112/5 are packaged in **Channel** standard SOIC, SOIC PowerPAD™, and TSSOP PowerPAD packages.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas ÆΑ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

[THS3112](http://focus.ti.com/docs/prod/folders/print/ths3112.html) [THS3115](http://focus.ti.com/docs/prod/folders/print/ths3115.html)

SLOS385C –SEPTEMBER 2001–REVISED SEPTEMBER 2010 **www.ti.com**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

AVAILABLE OPTIONS(1)

(1) For the most current specification and package information, refer to the Package Option Addendum located at the end of this data sheet or see the TI web site at [www.ti.com.](http://www.ti.com/)

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature (unless otherwise noted).

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The THS3122 and THS3125 may incorporate a PowerPAD™ on the underside of the chip. This pad acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI Technical Brief [SLMA002](http://www.ti.com/lit/pdf/SLMA002) for more information about utilizing the PowerPAD™ thermally-enhanced package.

DISSIPATION RATINGS TABLE

(1) These data were taken using the JEDEC proposed high-K test PCB. For the JEDEC low-K test PCB, the θ_{JA} is 168°C/W for the D-8 package and 122.3°C/W for the D-14 package.

RECOMMENDED OPERATING CONDITIONS

ELECTRICAL CHARACTERISTICS

Over operating free-air temperature range, $T_A = +25^\circ C$, $V_{CC} = \pm 15$ V, $R_F = 750$ Ω, and $R_L = 100$ Ω (unless otherwise noted). **DYNAMIC PERFORMANCE**

(1) Slew rate is defined from the 25% to the 75% output levels.

ELECTRICAL CHARACTERISTICS (continued)

Over operating free-air temperature range, T_A = +25°C, V_{cc} = ±15 V, R_F = 750 Ω, and R_L = 100 Ω (unless otherwise noted). **DC PERFORMANCE**

4 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS385CC&partnum=THS3112) Feedback Copyright © 2001–2010, Texas Instruments Incorporated

ELECTRICAL CHARACTERISTICS (continued)

Over operating free-air temperature range, $T_A = +25^\circ C$, $V_{CC} = \pm 15$ V, $R_F = 750$ Ω, and $R_L = 100$ Ω (unless otherwise noted). **POWER SUPPLY**

(1) Disable/enable time is defined as the time from when the shutdown signal is applied to the SHDN pin to when the supply current has reached half of its final value.

TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

Copyright © 2001–2010, Texas Instruments Incorporated 5 and Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS385CC&partnum=THS3112) Feedback 5

6 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS385CC&partnum=THS3112) Feedback Copyright © 2001–2010, Texas Instruments Incorporated

 $\ddot{}$

Texas

Instruments

Product Folder Link(s): [THS3112](http://focus.ti.com/docs/prod/folders/print/ths3112.html) [THS3115](http://focus.ti.com/docs/prod/folders/print/ths3115.html)

Copyright © 2001–2010, Texas Instruments Incorporated Texas Control Communication Feedback 7

TYPICAL CHARACTERISTICS (continued) SMALL- AND LARGE-SIGNAL SMALL- AND LARGE-SIGNAL HARMONIC DISTORTION vs FREQUENCY vs FREQUENCY vs FREQUENCY 18 18 - 20 $G = 2$
V_{oc} = ±5 V $G = 2$
V_{CC} = ±15 V $G = 2$ Second $4V_{PP}$ $4V_{PP}$ \bar{R}_F $R_r = 680 \Omega$ Harmonic $R_F = 680 \Omega$
R_i = 100 Ω $R_F = 680 \Omega$
R_i = 100 Ω 12 ₁₂ $R_1 = 100 \Omega$ **Small- and Large-Signal Output dB (V)** - **PP Small- and Large-Signal Output dB (V)** - **PP** $\widetilde{\mathcal{N}}_{\text{ph}}$ \mathcal{N}_{pp} $R_1 = 100 \Omega$ $R_1 = 100 \Omega$ $V_{CC} = \pm 5$ V - 40 $2V_{PP}$ $2V_{PP}$ and Large-Signal Output - dB $\frac{1}{9}$ 11111 V_{Ω} = 2 V_{pp} 6 6 1.125 VPP 뜽 **Harmonic Distortion dB** - Third Harmonic and Large-Signal Output $1.125 V_{PP}$ Harmonic Distortion 60 - $\overline{0}$ $\overline{0}$ $0.711 V_{PP}$ $0.711 V_{PP}$ F_{01} TTI $0.4 \sqrt{ }$ 6 - 6 - -80 $0.4 V_{\text{pp}}$ -12 -12 Small- $\frac{1}{2}$ -100 0.125 V_{PP} $0.125 V_{PP}$ 1111 -18 -18 Fifth Harmonic $++1$ -24 -24 -120 0.1 1 10 100 1000 0.1 1 10 100 1000 0.1 1 10 100 f - Frequency - MHz f - Frequency - MHz f - Frequency - MHz **Figure 19. Figure 20. Figure 21. HARMONIC DISTORTION HARMONIC DISTORTION HARMONIC DISTORTION vs PEAK-TO-PEAK OUTPUT vs PEAK-TO-PEAK OUTPUT vs FREQUENCY** - 20 -10 - 70 G = 2
R_F = 680 Ω G = 2
R_F = 680 Ω Second Harmonic Third Ha $R_L = 100 \Omega$ $R_L = 100 \Omega$ Second Harmonic $V_{CC} = \pm 15$ V V_{CC} = ±5 V
f = 1 MHz - 40 - 30 **TITLE** $V_{\text{O(PP)}} = 2$ V - 80 PP) Third Harmonic 믱 **Harmonic Distortion dB** - 띙 띙 **Harmonic Distortion dB** - **Harmonic Distortion dB** - Distortion nonic Distortion Harmonic Distortion F ifth -60 - 50 - 90 Harmonic 80 - - 70 Third Harmonic 흒 $\mathbb N$ Fourth Harmonic - 100 $G = 2$ -100 - 90 TTTTI $R_r = 680 \Omega$ Fifth H_F = 680 Ω
R_L = 100 Ω **Fifth** Fourth Hari Second Harmonic $V_{CC} = \pm 15$ V Harmonic Fourth Harmonic $f = 1$ MHz -120 -110 -110 0.1 1 10 100 0 1 2 3 4 5 6 7 8 0 1 2 3 4 5 6 7 8 9 f - Frequency - MHz V_{PP} - Peak-to-Peak Output Voltage - V V_{PP} - Peak-to-Peak Output Voltage - V **Figure 22. Figure 23. Figure 24. VOLTAGE NOISE AND CURRENT POWER-SUPPLY REJECTION NOISE COMMON-MODE REJECTION RATIO RATIO vs FREQUENCY vs FREQUENCY vs FREQUENCY** 100 80 70 $V_{\text{cor}} = \pm 5 \text{ V}$ to $\pm 15 \text{ V}$. $G = 2$
R_L = 100 Ω $G = 2$
R_L = 100 Ω CC $T₂ = +25$ °C A 70 R_F 뜽 **CMRR Common-Mode Rejection Ratio dB** - - $R_r = 1$ kg Ω 60 $R_r = 680 \Omega$ 뜽 F **PSRR Power-Supply Rejection Ratio dB** - - $V_{\text{CC}} = \pm 15$ V $PSRR - = \pm 15$ V Ratio KII Ratio 60 **Hz Hz** Ö Ö \Box 50 **V Voltage Noise nV/** - - **n I Current Noise pA/** - - I_{n-} Rejection Power-Supply Rejection 50 Noise
Noise - I_{n+} $V_{\text{CC}} = \pm 5$ V 40 10 Voltage I Mode 40 30 Š 30 ا
- ک $PSRR - = ±5$ V Com 20 20 Ÿ, CMRR PSRR 10 10 1 10 100 1 k 10 k 100 k $_{0.1}^{\circ}$ $_{0.1}^{\circ}$ f - Frequency - Hz 0.1 1 10 100 0.1 1 10 100 f - Frequency - MHz f - Frequency - MHz

8 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS385CC&partnum=THS3112) Feedback Copyright © 2001–2010, Texas Instruments Incorporated

Product Folder Link(s): [THS3112](http://focus.ti.com/docs/prod/folders/print/ths3112.html) [THS3115](http://focus.ti.com/docs/prod/folders/print/ths3115.html)

Figure 25. Figure 26. Figure 27.

 $\ddot{}$

Copyright © 2001–2010, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS385CC&partnum=THS3112) Feedback 9

10 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS385CC&partnum=THS3112) Feedback Copyright © 2001–2010, Texas Instruments Incorporated

APPLICATION INFORMATION

The THS3115 and THS3112 are recommended for and stability. [Table](#page-10-0) 1 shows the optimal gain setting high slew rate pulsed applications where the internal resistors R_f and R_o at different gains to give high slew rate pulsed applications where the internal resistors \overline{R}_F and \overline{R}_G at different gains to give nodes of the amplifier have time to stabilize between maximum bandwidth with minimal peaking in the nodes of the amplifier have time to stabilize between a maximum bandwidth with minimal peaking in the pulses. It is recommended to have at least a 20-ns and requiency response. Higher bandwidths can be pulses. It is recommended to have at least a 20-ns frequency response. Higher bandwidths can be delay between pulses.

The THS3115 and THS3112 are not recommended
for applications with repetitive signals (sine, square,
sawtooth, or other) that exceed 900 V/µs. Using the
part in these applications results in excessive current
 $\begin{array}{ccc}\n & F_F.$ draw from the power supply and possible device
damage. **Table 1. Recommended Resistor Values for**
Continuent Prequency Response

For applications with high slew rate, repetitive signals, **(f) CFHS3091** and **[THS3095](http://focus.ti.com/docs/prod/folders/print/ths3095.html)** (single versions), or [THS3092](http://focus.ti.com/docs/prod/folders/print/ths3092.html) and [THS3096](http://focus.ti.com/docs/prod/folders/print/ths3096.html) (dual versions) are recommended.

Wideband, Noninverting Operation

The THS3115 and THS3112 are unity gain stable 100-MHz current-feedback operational amplifiers, designed to operate from a \pm 5-V to \pm 15-V power supply. -8 53.6 430

[Figure](#page-10-1) 39 shows the THS3115 in a noninverting gain of 2-V/V configuration used to generate the typical **Wideband, Inverting Operation** characteristic curves. Most of the curves were
characterized using signal sources with 50- Ω source
impedance and with measurement equipment that gain configuration designed for 50- Ω input/output. presents a 50-Ω load impedance.

Figure 39. Wideband, Noninverting Gain Configuration

Maximum Slew Rate for Repetitive Signals Current-feedback amplifiers are highly dependent on the feedback resistor R_F for maximum performance achieved, at the expense of added peaking in the

THS3115 and THS3112 R_F and R_G VALUES FOR MINIMAL PEAKING WITH R ₁ = 50 Ω , ±5-V to ±15-V POWER SUPPLY			
GAIN (V/V)	$R_G(\Omega)$	$R_F(\Omega)$	
		1 k	
2	750	750	
4	187	560	
8	28.7	200	
-1	750	750	
	140	560	
-8	53.6	430	

Figure 40. Wideband, Inverting Gain Configuration

Single-Supply Operation

The THS3115 and THS3112 have the capability to operate from a single supply voltage ranging from 10 V to 30 V. When operating from a single power supply, biasing the input and output at mid-supply allows for the maximum output voltage swing. The circuits in [Figure](#page-11-0) 41 show inverting and noninverting amplifiers configured for single-supply operation.

Figure 41. DC-Coupled, Single-Supply Operation

Video Distribution

The wide bandwidth, high slew rate, and high output drive current of the THS3115 and THS3112 match the demands for video distribution to deliver video signals down multiple cables. To ensure high signal quality with minimal degradation of performance, a 0.1-dB gain flatness should be at least 7x the passband frequency to minimize group delay
variations from the amplifier. A high slew rate
minimizes distortion of the video signal, and supports
Example 13. Recommended R_{ISO} vs Capacitive
Load
Load component video and RGB video signals that require fast transition times and fast settling times for high signal quality. [Figure](#page-11-2) 42 illustrates a typical video distribution amplifier application configuration.

Driving Capacitive Loads

Applications such as FET drivers and line drivers can be highly capacitive and cause stability problems for high-speed amplifiers.

[Figure](#page-11-1) 43 through [Figure](#page-13-0) 49 show recommended methods for driving capacitive loads. The basic idea is to use a resistor or ferrite chip to isolate the phase shift at high frequency caused by the capacitive load from the amplifier feedback path. See [Figure](#page-11-1) 43 for recommended resistor values versus capacitive load.

Instruments

Texas

Placing a small series resistor, R_{ISO} , between the [Figure](#page-12-0) 46 shows another method used to maintain amplifier output and the capacitive load, as shown in the low-frequency load independence of the amplifier [Figure](#page-12-1) 44, is an easy way of isolating the load while isolating the phase shift caused by the capacitance. capacitance at high frequency. At low frequency,

Figure 44. Resistor to Isolate Capacitive Load

Using a ferrite chip in place of R_{ISO} , as [Figure](#page-12-3) 45 shows, is another approach of isolating the output of the amplifier. The ferrite impedance characteristic versus frequency is useful to maintain the low frequency load independence of the amplifier while isolating the phase shift caused by the capacitance at high frequency. Use a ferrite with similar impedance to R_{ISO}, 20 Ω to 50 Ω, at 100 MHz and low **Figure 46. Feedback Technique with Input** impedance at dc. **Resistor for Capacitive Load**

Figure 45. Ferrite Bead to Isolate Capacitive Load

the low-frequency load independence of the amplifier feedback is mainly from the load side of R_{ISO} . At high frequency, the feedback is mainly via the 27-pF capacitor. The resistor R_{IN} in series with the negative input is used to stabilize the amplifier and should be equal to the recommended value of R_F at unity gain. Replacing R_{IN} with a ferrite of similar impedance at about 100 MHz as shown in [Figure](#page-12-2) 47 gives similar results with reduced dc offset and low frequency noise.

Figure 47. Feedback Technique with Input Ferrite Bead for Capacitive Load

[Figure](#page-13-1) 48 shows a configuration that uses two **Saving Power with Shutdown Functionality** amplifiers in parallel to double the output drive current **and Setting The**
 Level to larger capacitive loads. This technique is used **Reference Pin** to larger capacitive loads. This technique is used when more output current is needed to charge and
discharge the load faster as when driving large FET (SHUTDOWN) that lowers the quiescent current from
transistors. 4.9 mA/amp down to 300 µA/amp, ideal for reducing

of ultrasound applications with isolation resistors to device itself varies depending on the voltage applied isolate the gate capacitance from the amplifier. The outputs to the outputs.

system power.

The shutdown pin of the amplifier defaults to the REF pin voltage in the absence of an applied voltage, putting the amplifier in the normal on mode of operation. To turn off the amplifier in an effort to conserve power, the shutdown pin can be driven towards the positive rail. The threshold voltages for power-on and power-down (or shutdown) are relative to the supply rails and are given in the *[Shutdown](#page-4-0)* [Characteristics](#page-4-0) table. Below the Enable threshold voltage, the device is on. Above the Disable threshold voltage, the device is off. Behavior between these threshold voltages is not specified.

Note that this shutdown functionality is self-defining: the amplifier consumes less power in shutdown mode. The shutdown mode is not intended to provide a high-impedance output. In other words, the shutdown functionality is not intended to allow use as **Figure 48. Parallel Amplifiers for Higher Output** a 3-state bus driver. When in shutdown mode, the **Drive** impedance looking back into the output of the amplifier is dominated by the feedback and gain [Figure](#page-13-0) 49 shows a push-pull FET driver circuit typical setting resistors, but the output impedance of the

> As with most current feedback amplifiers, the internal architecture places some limitations on the system when in shutdown mode. Most notably is the fact that the amplifier actually turns on if there is a ± 0.7 V or greater difference between the two input nodes (IN+ and IN–) of the amplifier. If this difference exceeds ±0.7 V, the output of the amplifier creates an output voltage equal to approximately $[(IN + - IN -) - 0.7V] \times$ Gain. Also, if a voltage is applied to the output while in shutdown mode, the IN– node voltage is equal to $V_{O(\text{applied})} \times R_G/(R_F + R_G)$. For low gain configurations and a large applied voltage at the output, the amplifier may actually turn on because of the behavior described here.

The time delays associated with turning the device on and off are specified as the time it takes for the amplifier to reach either 10% or 90% of the final output voltage. The time delays are in the order of microseconds because the amplifier moves in and out **Figure 49. PowerFET Drive Circuit** of the linear mode of operation in these transitions.

Optimal Performance In addition to the shutdown pin, the THS3115 features a reference pin (REF) which allows the user a Achieving optimum performance with high-frequency to control the enable or disable power-down voltage amplifiers such as the THS3115 and THS3112 levels applied to the SHUTDOWN pin. In most requires careful attention to board layout parasitic and split-supply applications, the reference pin is external component types. Recommendations that connected to ground. In either case, the user needs optimize performance include: to be aware of voltage-level thresholds that apply to \bullet Minimize parasitic capacitance to any ac ground the shutdown pin. Table 2 shows examples and for all of the signal I/O pins. Parasitic capacitance the shutdown pin. [Table](#page-14-0) 2 shows examples and for all of the signal I/O pins. Parasitic capacitance
illustrate the relationship between the reference on the output and input pins can cause instability illustrate the relationship between the reference on the output and input pins can cause instability.

voltage and the shutdown thresholds. In the table, the T_0 reduce unwanted, canacitance, a window voltage and the shutdown thresholds. In the table, the To reduce unwanted capacitance, a window
threshold levels are derived by the following around the signal I/O pins should be opened in all threshold levels are derived by the following around the signal I/O pins-should be-opened in-all
equations: of the ground and power planes around those

 $SHUTDOWN \geq REF + 2V$ for disable.

The recommended mode of operation is to tie the mot be in close proximity to the signal I/O pins.
REF pin to midrail, therefore setting the a Avoid narrow power and ground traces to enable/disable thresholds to $V_{(midrail)} + 0.8$ V and minimize inductance between the pins and the $V_{(midrail)} = 2$ V, respectively. $V_{(mitali)} = 2 V$, respectively. decoupling capacitors. The

SUPPLY VOLTAGE (V)	REFERENCE PIN VOLTAGE (V)	ENABLE LEVEL (V)	DISABLE LEVEL (V)
±15, ±5		0.8	2.0
±15	2.0	2.8	4.0
±15	-2.0	-1.2	
±5	1.0	1.8	3.0
±5	-1.0	-0.2	1.0
$+30$	15.0	15.8	17
$+10$	5.0	5.8	7.0

Note that if the REF pin is left unterminated, it floats and PCB trace length as short as possible. Never use
to the positive rail and falls outside of the wirebound type resistors in a high-frequency to the positive rail and falls outside of the wirebound type resistors in a high-frequency
recommended operating range given above $V_{CC_1} \le$ application. Because the output pin and inverting recommended operating range given above $V_{CC-} \le$ application. Because the output pin and inverting $V_{DEF} \le (V_{CC+} - 4V)$. As a result, it no longer serves as input pins are the most sensitive to parasitic $V_{REF} \leq (V_{CC+} - 4V)$. As a result, it no longer serves as input pins are the most sensitive to parasitic a reliable reference for the SHUTDOWN pin, and the capacitance, always position the feedback and a reliable reference for the SHUTDOWN pin, and the capacitance, always position the feedback and enable/disable thresholds given above no longer series output resistors, if any, as close as possible enable/disable thresholds given above no longer series output resistors, if any, as close as possible apply. If the SHUTDOWN pin is also left to the inverting input pins and output pins. Other apply. If the SHUTDOWN pin is also left to the inverting input pins and output pins. Other unterminated, it floats to the positive rail and the network components, such as input termination unterminated, it floats to the positive rail and the metwork components, such as input termination
device is disabled. If balanced, split supplies are used entity resistors, should be placed close to the device is disabled. If balanced, split supplies are used $(\pm V_{\rm CC})$ and the REF and SHUTDOWN pins are gain-setting resistors. Even with a low parasitic grounded, the device is enabled.

Power-Down Reference Pin Operation Printed-Circuit Board Layout Techniques for

- of the ground and power planes around those SHUTDOWN ≤ REF + 0.8 V for enable $\frac{1}{2}$ pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.
- Minimize the distance [0.25 inch, (6,4 mm)] from Where the usable range at the REF pin is: the power-supply pins to high-frequency $\hat{0.1}$ -uF V_{CC-} ≤ V_{REF} ≤ (V_{CC+} – 4V) and 100-pF decoupling capacitors. At the device
pins, the ground and power plane layout should
The recommended mode of operation is to tie the not be in close proximity to the signal I/O Avoid narrow power and ground traces to connections should always be decoupled with **Table 2. Shutdown Threshold Voltage Levels** these capacitors. Larger (6.8 µF or more) tantalum decoupling capacitors, effective at lower frequencies, should also be used on the main \sup pins. These capacitors may be placed somewhat farther from the device and may be shared among several devices in the same area of the printed circuit board (PCB).
	- Careful selection and placement of external components preserve the high-frequency performance of the THS3115 and THS3112. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Again, keep the leads and capacitance that shunts the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal-film or surface-mount resistors have approximately 0.2 pF in shunt with the resistor. For resistor values greater than 2.0 kΩ, this parasitic capacitance can add a pole and/or a zero that can affect circuit operation. Keep resistor values as low as possible, consistent with load driving considerations.

them. Estimate the total capacitive load and directly onto the board. determine if isolation resistors on the outputs are necessary. Low parasitic capacitive loads (less **PowerPAD™ Design Considerations** than 4 pF) may not need an R_s because the
THS3115 and THS3112 are nominally
compensated to operate with a 2-pF parasitic
load. Higher parasitic capacitive loads without an
 R_s are allowed as the signal gain increases (environment is not necessary onboard, and in devices such as the THS311x have no electrical environment improves connection between the PowerPAD and the die. distortion as shown in the distortion versus load plots. With a characteristic board trace impedance based on board material and trace dimensions, a matching series resistor into the trace from the output of the THS3115/THS3112 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of impedance should be set to match the trace is some signal attenuation as a result of the dissipating device. voltage divider formed by the series output into

• Connections to other wideband devices on the • Socketing a high-speed device such as the board may be made with short direct traces or THS3115 and THS3112 is not recommended. The through onboard transmission lines. For short additional lead length and pin-to-pin capacitance connections, consider the trace and the input to introduced by the socket can create an extremely the next device as a lumped capacitive load. troublesome parasitic network which can make it Relatively wide traces [0.05 inch (1,3 mm) to 0.1 almost impossible to achieve a smooth, stable inch (2,54 mm)] should be used, preferably with frequency response. Best results are obtained by ground and power planes opened up around soldering the THS3115/THS3112 amplifiers

techniques (consult an ECL design handbook for and performance can be achieved by providing a good
microstrip and stripline layout techniques). A 50-Ω thermal path away from the thermal pad. Note that
environment is not n

impedance. If the 6-dB attenuation of a The PowerPAD package allows for both assembly transmission line is and thermal management in one manufacturing
long trace can be operation.During-the-surface-mount-solder-operation unacceptable, a long trace can be operation. During the surface-mount solder operation
series-terminated at the source end only. Treat (when the leads are being soldered), the thermal pad series-terminated at the source end only. Treat (when the leads are being soldered), the thermal pad
the trace as a capacitive load in this case. This can also be soldered to a copper area underneath the the trace as a capacitive load in this case. This can also be soldered to a copper area underneath the configuration does not preserve signal integrity as can precente. Through the use of thermal paths within this configuration does not preserve signal integrity as condinaction in the use of thermal paths within this well
well as a doubly-terminated line. If the input copper area, heat can be conducted away from the well as a doubly-terminated line. If the input copper area, heat can be conducted away from the well inclusive
impedance of the destination device is low, there conclosed into either a ground plane or other heat package into either a ground plane or other heat

The PowerPAD package represents a breakthrough the terminating impedance. in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.

Figure 51. DGN PowerPAD PCB Etch and Via

Although there are many ways to properly heatsink The THS3115 and THS3112 incorporate automatic the PowerPAD package, the following steps illustrate thermal shutoff protection. This protection circuitry the recommended approach. shuts down the amplifier if the junction temperature

-
-
- (0,254-mm) diameter vias directly under the following formula. thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane. where:
Note that the PowerPAD is electrically isolated Note that the PowerPAD is electrically isolated P_{DMax} is the maximum power dissipation in the from the silicon and all leads. Connecting the amplifier (W) PowerPAD to any potential voltage, such as V_{S-} , Follow in AD to any potential voltage, such as v_{s-1} . T_{max} is the absolute maximum junction is acceptable as there is no electrical connection temperature (°C) to the silicon.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via $\theta_{JA} = \theta_{JC} + \theta_{CA}$ connection methodology. Web connections have where: a high thermal resistance connection that is θ_{JC} is the thermal coefficient from the silicon useful for slowing the heat transfer during θ_{Jc} is the thermal coefficient from the silicon useful for slowing the heat transfer during soldering operations. This resistance makes the θ_{CA} is the thermal coefficient from the case to soldering of vias that have plane connections soldering of vias that have plane connections easier. In this application; however, low thermal resistance is desired for the most efficient heat

www.ti.com SLOS385C –SEPTEMBER 2001–REVISED SEPTEMBER 2010

PowerPAD™ Layout Considerations transfer. Therefore, the holes under the metallical extension of the inter-THS3115/THS3112 PowerPAD package should make the connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.

- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This configuration prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This procedure results Dimensions are in inches (millimeters). The interval of the state of the property installed.

Pattern Power Dissipation and Thermal Considerations

1. PCB with a top side etch pattern as shown in exceeds approximately +160°C. When the junction [Figure](#page-16-0) 51. Figure 51. Figure 51. Figure 51. Figure 51. Figure 51. 2. Place five holes in the area of the thermal pad.
These holes should be 0.01 inch (0,254 mm) in the design of reliability, the designer must take
diameter. Keep them small so that solder wicking $\frac{1}{2}$ interior terms diameter. Reep them small so that solder wicking innertion temperature of +125°C. Between +125°C
through the holes is not a problem during reflow. through the holes is not a problem during reflow.
3. Additional vias may be placed anywhere along a performance of the amplifier begins to degrade and performance of the amplifier begins to degrade and the thermal plane outside of the thermal pad iong-term reliability suffers. The thermal area. These vias help dissipate the heat characteristics of the device are dictated by the generated by the THS3115/THS3112 IC. These package and the PCB. Maximum power dissipation additional vias may be larger than the 0.01-inch for a given package can be calculated using the for a given package can be calculated using the

$$
P_{\text{DMax}} = \frac{T_{\text{max}} - T_A}{\theta_{\text{JA}}}
$$

-
-
- T_A is the ambient temperature (°C)

-
-

For systems where heat dissipation is more critical, the THS3115 and THS3112 are also available in an 8-pin MSOP with PowerPAD package that offers even better thermal performance. The thermal coefficient for the PowerPAD packages are substantially improved over the traditional SOIC. Maximum power dissipation levels are depicted in [Figure](#page-17-0) 52 for the available packages. The data for the PowerPAD packages assume a board layout that follows the PowerPAD layout guidelines discussed above and detailed in the PowerPAD application note (literature number [SLMA002](http://www.ti.com/lit/pdf/SLMA002)). [Figure](#page-17-0) 52 also illustrates the effect of not soldering the PowerPAD to a PCB. The thermal impedance increases substantially, which may cause serious heat and performance issues. Always solder the PowerPAD to Results shown are with no air flow and PCB size of 3 in x 3 in the PCB for optimum performance.

When determining whether or not the device satisfies \bullet $\theta_{JA} = 58.4^{\circ}$ C/W for 8-pin MSOP with PowerPAD (DGN the maximum power dissipation requirement, it is package) the maximum power dissipation requirement, it is important to not only consider quiescent power $\cdot \theta_{JA} = 95^{\circ}$ C/W for 8-pin SOIC High-K test PCB (D package) dissipation, but also dynamic power dissipation. Often times, this type of dissipation is difficult to quantify because the signal pattern is inconsistent, but an **Figure 52. Maximum Power Dissipation vs** estimate of the RMS power dissipation can provide visibility into a possible problem.

(76,2 mm × 76,2 mm).

-
-
- θ_{JA} = 158°C/W for 8-pin MSOP with PowerPAD without solder

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Copyright © 2001–2010, Texas Instruments Incorporated Companies Copyright Occumentation Feedback 19

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

PACKAGE OPTION ADDENDUM

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

*All dimensions are nominal

TEXAS NSTRUMENTS

www.ti.com 25-Sep-2024

TUBE

B - Alignment groove width

*All dimensions are nominal

PACKAGE OUTLINE

D0014A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT

D0014A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW

DDA 8 PowerPAD TM SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PACKAGE OUTLINE

DDA0008B PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.

EXAMPLE BOARD LAYOUT

DDA0008B PowerPAD SOIC - 1.7 mm max height TM

PLASTIC SMALL OUTLINE

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
- Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DDA0008B PowerPAD SOIC - 1.7 mm max height TM

PLASTIC SMALL OUTLINE

NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW

PWP 14 PWP 14 POWERPAD TSSOP - 1.2 mm max height

4.4 x 5.0, 0.65 mm pitch PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated