



SLOS399G - AUGUST 2002 - REVISED JANUARY 2004

## LOW-DISTORTION, HIGH-SPEED, RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS


### FEATURES

- Rail-to-Rail Output Swing

   V<sub>O</sub> = -4.8/4.8 (R<sub>L</sub> = 2 kΩ)
- High Speed
  - 230 MHz Bandwidth (-3 dB, G= 1)
  - 975 V/µs Slew Rate
- Ultra-Low Distortion
  - HD2 = -90 dBc (f = 5 MHz,  $R_L$  = 499 $\Omega$ )
  - HD3 = -100 dBc (f = 5 MHz,  $R_L$  = 499 $\Omega$ )
- High Output Drive, I<sub>O</sub> = 100 mA (typ)
- Excellent Video Performance
  - 40 MHz Bandwidth (0.1 dB, G = 2)
  - 0.007% Differential Gain
  - 0.007 $^{\circ}$  Differential Phase
- Wide Range of Power Supplies
   V<sub>S</sub> = 3 V to 15 V
- Power-Down Mode (THS4225/6)
- Evaluation Module Available

### DESCRIPTION

The THS4222 family is a set of rail-to-rail output single, and dual low-voltage, high-output swing, low-distortion high-speed amplifiers ideal for driving data converters, video switching or low distortion applications. This family of voltage feedback amplifiers can operate from a single 15-V power supply down to a single 3-V power supply while consuming only 14 mA of quiescent current per channel. In addition, the family offers excellent ac performance with 230-MHz bandwidth, 975-V/ $\mu$ s slew rate and harmonic distortion (THD) at –90 dBc at 5 MHz.






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

## APPLICATIONS

- Low-Voltage Analog-to-Digital Converter Preamplifier
- Active Filtering
- Video Applications



#### **RELATED DEVICES**

DEVICE	DESCRIPTION
THS4211	1 GHz, 800 V/μs, Vn = 7 nV/√Hz
THS4271	1.4 GHz, 900 V/ $\mu$ s, Vn = 3 nV/ $\sqrt{Hz}$
OPA354	250 MHz, 150 V/ $\mu$ s, Vn = 6.5 nV/ $\sqrt{Hz}$
OPA690	500 MHz, 1800 V/ $\mu$ s, Vn = 5.5 nV/ $\sqrt{Hz}$

SLOS399G - AUGUST 2002 - REVISED JANUARY 2004

#### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

			UNIT
Supply voltage, $V_S$			16.5 V
Input voltage, V <sub>I</sub>			±V <sub>S</sub>
Output current, I <sub>O</sub>	100 mA		
Differential input volt	4 V		
Continuous power di	ssipation	See Dissip	ation Rating Table
Maximum junction te	150°C		
Maximum junction temperature, continuous operation, long term reliability $T_{\rm J}$ <sup>(2)</sup>			125°C
Storage temperature	range, T <sub>st</sub>	g	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch)	from case	e for 10 seconds	300°C
		THS4221/5	2500 V
	НВМ	THS4222/6	3000 V
ESD ratings:	CDM		1500 V
		THS4221/5	150 V
	MM	THS4222/6	200 V

<sup>(1)</sup> The absolute maximum ratings under any condition is limited by the constraints of the silicon process. Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

#### **RECOMMENDED OPERATING CONDITIONS**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

RUMENTS

www.ti.com

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE DISSIPATION RATINGS

DAOKAOE	ΘJC	Θ <b>JA</b> <sup>(1)</sup>	POWER RATING <sup>(2)</sup>			
PACKAGE	(°C/W)	(°C/W)	T <sub>A</sub> ≤ 25°C	T <sub>A</sub> = 85°C		
DBV (5)	55	255.4	391 mW	156 mW		
D (8)	38.3	97.5	1.02 W	410 mW		
DGN (8) <sup>(3)</sup>	4.7	58.4	1.71 W	685 mW		
DGK (8)	54.2	260	385 mW	154 mW		
DGQ (10) <sup>(3)</sup>	4.7	58	1.72 W	690 mW		

<sup>(1)</sup> This data was taken using the JEDEC standard High-K test PCB.

<sup>(2)</sup> Power rating is determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long term reliability.

(3) The THS422x may incorporate a PowerPAD on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical brief SLMA002 and SLMA004 for more information about utilizing the PowerPAD thermally enhanced package.

		MIN	MAX	UNIT
Supply voltage, (V $_{S+}$ and V $_{S-)}$	Dual supply	±1.35	±7.5	V
Supply voltage, ( $v_{S+}$ and $v_{S-}$ )	Single supply	2.7	15	v
Input common-mode voltage range		V <sub>S-</sub> + 1.1	V <sub>S+</sub> – 1.1	V

#### THS4221 AND THS4225 SINGLE PACKAGE/ORDERING INFORMATION

	PACKAGED DEVICES									
PLASTIC SMALL OUTLINE (D)	SOT-23	(1)	PLASTIC MSOP <sup>(2)</sup> PowerPAD™		PLASTIC MSOP <sup>(2)</sup>					
(6)	(DBV) SYM		(DGN)	SYM	(DGK)	SYM				
THS4221D	THS4221DBV	BFS	THS4221DGN	BFT	THS4221DGK	BHX				
THS4225D	—		THS4225DGN	BFU	THS4225DGK	BFY				

(1) All packages are available taped and reeled. The R suffix standard quantity is 3000. The T suffix standard quantity is 250 (e.g., THS4221DBVT).

<sup>(2)</sup> All packages are available taped and reeled. The R suffix standard quantity is 2500 (e.g., THS4221DGNR).

### THS4222 AND THS4226 DUAL PACKAGE/ORDERING INFORMATION

PACKAGED DEVICES							
PLASTIC SMALL OUTLINE	PowerPAD <sup>™(1)</sup>		PLASTIC MSOP <sup>™(1)</sup>				
(D) <sup>(1)</sup>	(DGN) SYM (DGQ) SYM				(DGK)	SYM	
THS4222D	THS4222DGN	BFO	—	—	THS4222DGK	BHW	
	—	_	THS4226DGQ	BFP	—	_	

(1) All packages are available taped and reeled. The R suffix standard quantity is 2500 (e.g., THS4222DGNR).

### **ELECTRICAL CHARACTERISTICS**

 $V_S$  =  $\pm 5$  V,  $R_L$  = 499  $\Omega_{\!\!,}$  and G = 1  $\,$  unless otherwise noted

		ТҮР	OVER TEMPERATURE					
PARAMETER	TEST CONDITIONS	25°C	25°C	0°C to 70°C	-40°C to 85°C	UNITS	MIN/ MAX	
AC PERFORMANCE	•	•	•		•	•		
	G = 1, P <sub>IN</sub> = -7 dBm	230				MHz	Тур	
	$G$ = 2, $P_{IN}$ = -13 dBm, $R_f$ = 1.3 k $\Omega$	100				MHz	Тур	
Small signal bandwidth	$G = 5$ , $P_{IN} = -21$ dBm, $R_f = 2 \text{ k}\Omega$	25				MHz	Тур	
	$G$ = 10, $P_{IN}$ = -27 dBm, $R_{f}$ = 2 k $\Omega$	12				MHz	Тур	
0.1 dB flat bandwidth	$G = 2, P_{IN} = -13 \text{ dBm}, R_f = 1.3 \text{ k}\Omega$	40				MHz	Тур	
Gain bandwidth product	$G > 10, f = 1 MHz, R_f = 2 k\Omega$	120				MHz	Тур	
Full-power bandwidth	G = 1, V <sub>O</sub> = ±2.5 V	65				MHz	Тур	
o	G = -1, V <sub>O</sub> = ±2.5 Vpp	990				V/µs	Min	
Slew rate	G = 1, V <sub>O</sub> = ±2.5 Vpp	975				V/µs	Min	
Settling time to 0.1%	$G = -1, V_O = \pm 2 Vpp$	25				ns	Тур	
Settling time to 0.01%	$G = -1, V_O = \pm 2 Vpp$	52				ns	Тур	
Harmonic distortion	G = 1, V <sub>O</sub> = 2 Vpp, f = 5 MHz							
Our and the second state of the	R <sub>L</sub> = 499 Ω	-90				dBc	Тур	
Second harmonic distortion	R <sub>L</sub> = 150 Ω	-92				dBc	Тур	
	R <sub>L</sub> = 499 Ω	-100				dBc	Тур	
Third harmonic distortion	R <sub>L</sub> = 150 Ω	-96				dBc	Тур	
Differential gain (NTSC, PAL)	G = 2, R = 150 Ω	0.007				%	Тур	
Differential phase (NTSC, PAL)	G = 2, R = 150 Ω	0.007				0	Тур	
Input voltage noise	f = 1 MHz	13				nV/√Hz	Тур	
Input current noise	f = 1 MHz	0.8				pA/√Hz	Тур	
Crosstalk (dual only)	f = 5 MHz Ch-to-Ch	-90				dB	Тур	
DC PERFORMANCE	•							
Open-loop voltage gain (A <sub>OL</sub> )	$V_0 = \pm 2 V$	100	80	75	75	dB	Min	
Input offset voltage	V <sub>CM</sub> = 0 V	3	10	16	16	mV	Max	
Average offset voltage drift	V <sub>CM</sub> = 0 V			±20	±20	μV/°C	Тур	
Input bias current	V <sub>CM</sub> = 0 V	0.9	3	5	5	μA	Max	
Average offset voltage drift	V <sub>CM</sub> = 0 V			±10	±10	μV/°C	Тур	
Input offset current	V <sub>CM</sub> = 0 V	100	500	700	700	nA	Max	
Average offset current drift	V <sub>CM</sub> = 0 V			±10	±10	nA/°C	Тур	
INPUT CHARACTERISTICS	1	<b>I</b>	1		1	1		
Common-mode input range		-4 / 4	-3.9 / 3.9			V	Min	
Common-mode rejection ratio	$V_{CM} = \pm 2 V$	94	74	69	69	dB	Min	
Input resistance		33				MΩ	Тур	
Input capacitance	Common-mode / differential	1 / 0.5				pF	Max	

SLOS399G - AUGUST 2002 - REVISED JANUARY 2004



#### **ELECTRICAL CHARACTERISTICS**

 $V_S$  =  $\pm 5$  V,  $R_L$  = 499  $\Omega$ , and G = 1  $\,$  unless otherwise noted

					OVER 1	EMPERATI	JRE	
PARAMETER	TEST CONDITIONS		25°C	25°C	0°C to 70°C	-40°C to 85°C	UNITS	MIN/ MAX
OUTPUT CHARACTERISTICS	·							
Output voltage swing	R <sub>L</sub> = 499 Ω		-4.7 / 4.7	-4.5 / 4.5	-4.4 / 4.4	-4.4 / 4.4	V	Min
	$R_L = 2 k\Omega$		-4.8 / 4.8				V	Min
Output current (sourcing)	R <sub>L</sub> = 10 Ω		100	92	88	88	mA	Min
Output current (sinking)	R <sub>L</sub> = 10 Ω		-100	-92	-88	-88	mA	Min
Output impedance	f = 1 MHz		0.02				Ω	Тур
POWER SUPPLY	·							
Specified operating voltage			±5	±7.5	±7.5	±7.5	V	Max
Maximum quiescent current	Per channel	Per channel		18	20	22	mA	Max
Power supply rejection (±PSRR)			75	62	60	60	dB	Min
POWER-DOWN CHARACTERIS	STICS							
Maximum power-down current	$\overline{PD} \le REF + 1.0 \text{ V}, REF =$ Per channel	= 0 V,	700	900	1000	1000	μA	Max
		Enable		REF+1.8			V	Min
Power-down voltage level <sup>(1)</sup>	REF = 0 V, or $V_{S-}$	Power down		REF+1			V	Max
Fower-down voltage level	REF = V <sub>S+</sub> or floating	Enable		REF-1			V	Min
	$n = r = v S_+$ or moduling	Power down		REF-1.5			V	Max
Turnon time delay	50% of final value		200				ns	Тур
Turnoff time delay	50% of final value		500				ns	Тур
Input impedance			58				Ω	Тур
Isolation	f = 5 MHz		80				dB	Тур

(1) For detail information on the power-down circuit, refer to the powerdown section in the application information of this data sheet.

### **ELECTRICAL CHARACTERISTICS**

 $V_S$  = 5 V,  $R_L$  = 499  $\Omega_{\!\!,}$  and G = 1  $\,$  unless otherwise noted

		TYP	OVER TEMPERATURE					
PARAMETER	TEST CONDITIONS	25°C	25°C	0°C to 70°C	–40°C to 85°C	UNITS	MIN/ MAX	
AC PERFORMANCE		•	•	•	•	•		
	G = 1, P <sub>IN</sub> = -7 dBm	200				MHz	Тур	
Small signal bandwidth	$G$ = 2, $P_{IN}$ = -13 dBm, $R_f$ = 1.3 k $\Omega$	100				MHz	Тур	
Small signal bandwidth	$G = 5$ , $P_{IN} = -21$ dBm, $R_f = 2 \text{ k}\Omega$	25				MHz	Тур	
	$G$ = 10, $P_{IN}$ = -27 dBm, $R_{f}$ = 2 k $\Omega$	12				MHz	Тур	
0.1 dB flat bandwidth	$G$ = 2, $P_{IN}$ = -13 dBm, $R_f$ = 1.3 k $\Omega$	50				MHz	Тур	
Gain bandwidth product	$G > 10, f = 1 \text{ MHz}, R_f = 2 \text{ k}\Omega$	120				MHz	Тур	
Full-power bandwidth	G = 1, V <sub>O</sub> = ±2 V	40				MHz	Тур	
Olawa wata	$G = -1, V_O = \pm 2 Vpp$	500				V/µs	Min	
Slew rate	G = 1, V <sub>O</sub> = ±2 Vpp	550				V/µs	Min	
Settling time to 0.1%	$G = -1, V_O = \pm 1 Vpp$	27				ns	Тур	
Settling time to 0.01%	$G = -1, V_O = \pm 1 Vpp$	48				ns	Тур	
Harmonic distortion	G = 1, V <sub>O</sub> = 2 V <sub>PP</sub> , f = 5 MHz							
o	R <sub>L</sub> = 499 Ω	-90				dBc	Тур	
Second harmonic distortion	R <sub>L</sub> = 150 Ω	-93				dBc	Тур	
	R <sub>L</sub> = 499 Ω	-89				dBc	Тур	
Third harmonic distortion	R <sub>L</sub> = 150 Ω	-91				dBc	Тур	
Differential gain (NTSC, PAL)	G = 2, R = 150 Ω	0.014				%	Тур	
Differential phase (NTSC, PAL)	G = 2, R = 150 Ω	0.011				0	Тур	
Input voltage noise	f = 1 MHz	13				nV/√Hz	Тур	
Input current noise	f = 1 MHz	0.8				pA/√Hz	Тур	
Crosstalk (dual only)	f = 5 MHz Ch-to-Ch	-90				dB	Тур	
DC PERFORMANCE								
Open-loop voltage gain (A <sub>OL</sub> )	V <sub>O</sub> = 1.5 V to 3.5 V	100	80	75	75	dB	Min	
Input offset voltage	V <sub>CM</sub> = 2.5 V	3	10	16	16	mV	Max	
Average offset voltage drift	V <sub>CM</sub> = 2.5 V			±20	±20	μV/°C	Тур	
Input bias current	V <sub>CM</sub> = 2.5 V	0.9	3	5	5	μA	Max	
Average offset voltage drift	V <sub>CM</sub> = 2.5 V			±10	±10	μV/°C	Тур	
Input offset current	V <sub>CM</sub> = 2.5 V	100	500	700	700	nA	Max	
Average offset current drift	V <sub>CM</sub> = 2.5 V			±10	±10	nA/°C	Тур	
INPUT CHARACTERISTICS	OW					,	71	
Common-mode input range		1/4	1.1 / 3.9			V	Min	
Common-mode rejection ratio	V <sub>CM</sub> = 1.5 V to 3.5 V	96	74	69	69	dB	Min	
Input resistance		33		-		MΩ	Тур	
Input capacitance	Common-mode / differential	1 / 0.5				pF	Max	
OUTPUT CHARACTERISTICS		.,	1	I	1	- ·		
	R <sub>I</sub> = 499 Ω	0.2 / 4.8	0.3 / 4.7	0.4 / 4.6	0.4 / 4.6	V	Min	
Output voltage swing	$R_L = 2 k\Omega$	0.2 / 4.0	0.07 4.7	0.77 7.0	0.77.4.0	V	Min	
Output current (sourcing)	$R_L = 10 \Omega$	95	85	80	80	mA	Min	
Output current (sinking)	$R_L = 10 \Omega$	-95	-85	-80	-80	mA	Min	
1 ( 0)			-85	-00	-00			
Output impedance	f = 1 MHz	0.02				Ω	Тур	



#### ELECTRICAL CHARACTERISTICS (continued)

 $V_S = 5 \text{ V}, \text{ R}_L = 499 \Omega$ , and G = 1 unless otherwise noted

			TYP		OVER TEMPERATURE					
PARAMETER	TEST CONDI	ST CONDITIONS 25		25°C	0°C to 70°C	-40°C to 85°C	UNITS	MIN/ MAX		
POWER SUPPLY										
Specified operating voltage			5	15	15	15	V	Max		
Maximum quiescent current	Per channel		12	15	17	19	mA	Max		
Power supply rejection (±PSRR)			70	62	60	60	dB	Min		
POWER-DOWN CHARACTERIS	TICS									
Maximum power-down current	$\overline{PD} \le REF + 1.0 \text{ V}, REF$ Per channel	$\overline{PD} \le REF + 1.0 \text{ V}, REF = 0 \text{ V},$ Per channel		750	900	900	μΑ	Max		
		Enable		REF+1.8			V	Min		
Power-down voltage level <sup>(1)</sup>	REF = 0 V, or $V_{S-}$	Power down		REF+1			V	Max		
Power-down voltage level("		Enable		REF-1			V	Min		
	$REF = V_{S+}$ or floating	Power down		REF-1.5			V	Max		
Turnon time delay	50% of final value		200				ns	Тур		
Turnoff time delay	50% of final value		500				ns	Тур		
Input impedance			58				Ω	Тур		
Isolation	f = 5 MHz		80				dB	Тур		

(1) For detail information on the power-down circuit, refer to the powerdown section in the application information of this data sheet.

### **ELECTRICAL CHARACTERISTICS**

 $V_S$  = 3.3 V,  $R_L$  = 499  $\Omega_{\!\!,}$  and G = 1  $\,$  unless otherwise noted

		TYP	OVER TEMPERATURE					
PARAMETER	TEST CONDITIONS	25°C	25°C	0°C to 70°C	-40°C to 85°C	UNITS	MIN/ MAX	
AC PERFORMANCE		•	•					
	G = 1, P <sub>IN</sub> = -7 dBm	200				MHz	Тур	
Small signal bandwidth	$G$ = 2, $P_{IN}$ = -13 dBm, $R_f$ = 1 k $\Omega$	100				MHz	Тур	
Sinali signal banuwiutin	$G$ = 5, $P_{IN}$ = -21 dBm, $R_f$ = 2 k $\Omega$	15				MHz	Тур	
	$G$ = 10, $P_{IN}$ = –27 dBm, $R_f$ = 2 $k\Omega$	12				MHz	Тур	
0.1 dB flat bandwidth	$G$ = 2, $P_{IN}$ = -13 dBm, $R_f$ = 1 k $\Omega$	50				MHz	Тур	
Gain bandwidth product	$G$ > 10, f = 1 MHz, $R_f$ = 1.5 k $\Omega$	120				MHz	Тур	
Full-power bandwidth	G = 1, V <sub>O</sub> = 1.3 V to 2 V	50				MHz	Тур	
Olaw rate	$G = -1, V_0 = 1.3 V \text{ to } 2 V$	120				V/µs	Min	
Slew rate	$G = 1, V_0 = 1.3 V \text{ to } 2V$	250				V/µs	Min	
Harmonic distortion	G = 2, V <sub>O</sub> = 1 V <sub>PP</sub> , f = 5 MHz							
Second harmonic distortion	$R_L = 499 \Omega$	-80				dBc	Тур	
	$R_L = 150 \Omega$	-79				dBc	Тур	
Third harmonic distortion	R <sub>L</sub> = 499 Ω	-91				dBc	Тур	
	R <sub>L</sub> = 150 Ω	-92				dBc	Тур	
Input voltage noise	f = 1 MHz	13				nV/√Hz	Тур	
Input current noise	f = 1 MHz	0.8				pA/√Hz	Тур	
Crosstalk (dual only)	f = 5 MHz Ch-to-Ch	-90				dB	Тур	
DC PERFORMANCE			•				-	
Open-loop voltage gain (A <sub>OL</sub> )	V <sub>O</sub> = 1.35 V to 1.95 V	98	80	75	75	dB	Min	
Input offset voltage	V <sub>CM</sub> = 1.65 V	3	10	16	16	mV	Max	
Average offset voltage drift	V <sub>CM</sub> = 1.65 V		Ì	±20	±20	μV/°C	Тур	
Input bias current	V <sub>CM</sub> = 1.65 V	0.9	3	5	5	μA	Max	
Average offset voltage drift	V <sub>CM</sub> = 1.65 V			±10	±10	μV/°C	Тур	
Input offset current	V <sub>CM</sub> = 1.65 V	100	500	700	700	nA	Max	
Average offset current drift	V <sub>CM</sub> = 1.65 V			±10	±10	nA/°C	Тур	
INPUT CHARACTERISTICS								
Common-mode input range		1 / 2.3	1.1/2.2			V	Min	
Common-mode rejection ratio	V <sub>CM</sub> = 1.35 V to 1.95 V	92	74	69	69	dB	Min	
Input resistance		33				MΩ	Тур	
Input capacitance	Common-mode / differential	1 / 0.5				pF	Max	
OUTPUT CHARACTERISTICS				I	I			
Output voltage swing	R <sub>L</sub> = 499 Ω	0.15/3.15	0.3/3.0	0.35/2.95	0.35/2.95	V	Min	
Output voltage swing	$R_L = 2 k\Omega$	0.1/3.2				V	Min	
Output current (sourcing)	$R_L = 20 \Omega$	50	45	40	40	mA	Min	
Output current (sinking)	$R_{\rm I} = 20 \Omega$	-50	-45	-40	-40	mA	Min	
Output impedance	f = 1 MHz	0.02				Ω	Тур	



#### ELECTRICAL CHARACTERISTICS (continued)

 $V_S$  = 3.3 V,  $R_L$  = 499  $\Omega$ , and G = 1 unless otherwise noted


				OVER TEMPERATURE					
PARAMETER	TEST CONDITIONS		25°C	25°C	0°C to 70°C	-40°C to 85°C	UNITS	MIN/ MAX	
POWER SUPPLY							•		
Specified operating voltage			3.3	15	15	15	V	Max	
Maximum quiescent current	Per channel		11	13	16	17	mA	Max	
Power supply rejection (±PSRR)			65	60	55	55	dB	Min	
POWER-DOWN CHARACTERIS	TICS								
Maximum power-down current	$\overline{PD} \le REF + 1.0 \text{ V}, REF = 0 \text{ V},$ Per channel		500	700	800	800	μA	Max	
	REF = 0 V, or $V_{S-}$	Enable		REF+1.8			V	Min	
Device device veltage level(1)		Power down		REF+1			V	Max	
Power-down voltage level <sup>(1)</sup>		Enable		REF-1			V	Min	
	REF = $V_{S+}$ or floating	Power down		REF-1.5			V	Max	
Turnon time delay	50% of final value		200				ns	Тур	
Turnoff time delay	50% of final value		500				ns	Тур	
Input impedance			58				Ω	Тур	
Isolation	f = 5 MHz		80				dB	Тур	

(1) For detail information on the power-down circuit, refer to the powerdown section in the application information of this data sheet.




#### **PIN ASSIGNMENTS**


#### NON-POWER DOWN PACKAGE DEVICES



#### **POWER-DOWN PACKAGE DEVICES**



NC - No internal connection




SLOS399G - AUGUST 2002 - REVISED JANUARY 2004




### **TYPICAL CHARACTERISTICS**

#### **TABLE OF GRAPHS**

	FIGURE
Small signal frequency response	1
Slew rate vs Output voltage step	2, 3
Harmonic distortion vs Frequency	4, 5, 8, 9
Harmonic distortion vs Output voltage swing	6, 7
Voltage and current noise vs Frequency	10
Differential gain vs Number of loads	11, 13
Differential phase vs Number of loads	12, 14
Quiescent current vs Supply voltage	15
Output voltage vs Load resistance	16
Open-loop gain and phase vs Frequency	17
Open-loop gain vs Supply voltage	18
Rejection ratio vs Frequency	19
Rejection ratio vs Case temperature	20
Common-mode rejection ratio vs Input common-mode range	21, 22
Input offset voltage vs Case temperature	23
Input bias and offset current vs Case temperature	24, 25
Power-down quiescent current vs Supply voltage	26
Output impedance in power down vs Frequency	27
Crosstalk vs Frequency	28



SLOS399G - AUGUST 2002 - REVISED JANUARY 2004




TEXAS STRUMENTS

www.ti.com


SLOS399G - AUGUST 2002 - REVISED JANUARY 2004





SLOS399G - AUGUST 2002 - REVISED JANUARY 2004









Figure 23

INPUT BIAS AND OFFSET CURRENT









Figure 25





f – Frequency – MHz

Figure 27



### **APPLICATION INFORMATION**

### HIGH-SPEED OPERATIONAL AMPLIFIERS

The THS4222 family of operational amplifiers is a family of single and dual, rail-to-rail output voltage feedback amplifiers. The THS4222 family combines both a high slew rate and a rail-to-rail output stage.

The THS4225 and THS4226 provides a power-down mode, providing the ability to save power when the amplifier is inactive. A reference pin is provided to allow the user the flexibility to control the threshold levels of the power-down control pin.

#### **Applications Section Contents**


- Wideband, Noninverting Operation
- Wideband, Inverting Gain Operation
- Single Supply Operation
- Saving Power With Power-Down Functionality and Setting Threshold Levels With the Reference Pin
- Power Supply Decoupling Techniques and Recommendations
- Driving an ADC With the THS4222
- Active Filtering With the THS4222
- An Abbreviated Analysis of Noise in Amplifiers
- Driving Capacitive Loads
- Printed Circuit Board Layout Techniques for Optimal Performance
- Power Dissipation and Thermal Considerations
- Evaluation Fixtures, Spice Models, and Applications Support
- Additional Reference Material
- Mechanical Package Drawings

#### WIDEBAND, NONINVERTING OPERATION

The THS4222 is a family of unity gain stable rail-to-rail output voltage feedback operational amplifiers, with and without power-down capability, designed to operate from a single 3-V to 15-V power supply.

Figure 29 is the noninverting gain configuration of 2 V/V used to demonstrate the typical performance curves.


Voltage feedback amplifiers, unlike current feedback designs, can use a wide range of resistors values to set their gain with minimal impact on their stability and frequency response. Larger-valued resistors decrease the loading effect of the feedback network on the output of the amplifier, but this enhancement comes at the expense of additional noise and potentially lower bandwidth. Feedback resistor values between 1 k $\Omega$  and 2 k $\Omega$  are recommended for most situations.



# Figure 29. Wideband, Noninverting Gain Configuration

#### WIDEBAND, INVERTING OPERATION

Since the THS4222 family are general-purpose, wideband voltage-feedback amplifiers, several familiar operational amplifier applications circuits are available to the designer. Figure 30 shows a typical inverting configuration where the input and output impedances and noise gain from Figure 29 are retained in an inverting circuit configuration. Inverting operation is one of the more common requirements and offers several performance benefits. The inverting configuration shows improved slew rates and distortion due to the pseudo-static voltage maintained on the inverting input.








In the inverting configuration, some key design considerations must be noted. One is that the gain resistor (R<sub>a</sub>) becomes part of the signal channel input impedance. If the input impedance matching is desired (which is beneficial whenever the signal is coupled through a cable, twisted pair, long PC board trace, or other transmission line conductors), R<sub>q</sub> may be set equal to the required termination value and Rf adjusted to give the desired gain. However, care must be taken when dealing with low inverting gains, as the resultant feedback resistor value can present a significant load to the amplifier output. For an inverting gain of 2, setting  $R_q$  to 49.9  $\Omega$  for input matching eliminates the need for  $R_M$  but requires a 100- $\Omega$ feedback resistor. This has an advantage of the noise gain becoming equal to 2 for a 50- $\Omega$  source impedance—the same as the noninverting circuit in Figure 29. However, the amplifier output now sees the 100- $\Omega$  feedback resistor in parallel with the external load. To eliminate this excessive loading, it is preferable to increase both  $R_q$  and  $R_f$ , values, as shown in Figure 30, and then achieve the input matching impedance with a third resistor (R<sub>M</sub>) to ground. The total input impedance becomes the parallel combination of R<sub>q</sub> and R<sub>M</sub>.

The last major consideration to discuss in inverting amplifier design is setting the bias current cancellation resistor on the noninverting input. If the resistance is set equal to the total dc resistance looking out of the inverting terminal, the output dc error, due to the input bias currents, is reduced to (input offset current) multiplied by R<sub>f</sub> in Figure 30, the dc source impedance looking out of the inverting terminal is  $1.3 \text{ k}\Omega \parallel (1.3 \text{ k}\Omega + 25.6 \Omega) = 649 \Omega$ . To reduce the additional high-frequency noise introduced by the resistor at the noninverting input, and power-supply feedback, R<sub>T</sub> is bypassed with a capacitor to ground.

#### SINGLE SUPPLY OPERATION

The THS4222 is designed to operate from a single 3-V to 15-V power supply. When operating from a single power supply, care must be taken to ensure the input signal and amplifier are biased appropriately to allow for the maximum output voltage swing. The circuits shown in Figure 31 demonstrate methods to configure an amplifier in a manner conducive for single supply operation. SLOS399G - AUGUST 2002 - REVISED JANUARY 2004





#### Saving Power With Power-Down Functionality and Setting Threshold Levels With the Reference Pin

The THS4225 and THS4226 feature a power-down pin  $(\overline{PD})$  which lowers the quiescent current from 14 mA/ch down to 700  $\mu$ A/ch, ideal for reducing system power.

The power-down pin of the amplifiers defaults to the positive supply voltage in the absence of an applied voltage, putting the amplifier in the *power-on* mode of operation. To turn off the amplifier in an effort to conserve power, the power-down pin can be driven towards the negative rail. The threshold voltages for power-on and power-down are relative to the supply rails and given in the specification tables. Above the *Enable Threshold Voltage*, the device is on. Below the *Disable Threshold Voltage*, the device is off. Behavior in between these threshold voltages is not specified.

Note that this power-down functionality is just that; the amplifier consumes less power in power-down mode. The power-down mode is not intended to provide a high-impedance output. In other words, the power-down functionality is not intended to allow use as a 3-state bus driver. When in power-down mode, the impedance looking back into the output of the amplifier is dominated by the feedback and gain setting resistors, but the output impedance of the device itself varies depending on the voltage applied to the outputs.

The time delays associated with turning the device on and off are specified as the time it takes for the amplifier to reach 50% of the nominal quiescent current. The time delays are on the order of microseconds because the amplifier moves in and out of the linear mode of operation in these transitions.

SLOS399G - AUGUST 2002 - REVISED JANUARY 2004

#### **Power-Down Reference Pin Operation**

In addition to the power-down pin, the THS4225 features a reference pin (REF) which allows the user to control the enable or disable power-down voltage levels applied to the PD pin. Operation of the reference pin as it relates to the power-down pin is described below.

In most split-supply applications, the reference pin is connected to ground. In some cases, the user may want to connect it to the negative or positive supply rail. In either case, the user needs to be aware of the voltage level thresholds that apply to the power-down pin. The tables below show examples and illustrate the relationship between the reference voltage and the power-down thresholds.

POWER-DOWN THRESHOLD VOLTAGE LEVELS (REF $\leq$ Midrail)									
SUPPLY VOLTAGE (V)	REFERENCE PIN VOLTAGE (V)	ENABLE LEVEL (V)	DISABLE LEVEL (V)						
	GND	≥ 1.8	≤1						
±5	-2.5	≥ -0.7	≤ –1.5						
	-5	≥ -3.2	≤ -4						
	GND	≥ 1.8	≤1						
5	1	≥ 2.8	≤2						
	2.5	≥ 4.3	≤3.5						
3.3	GND	≥ 1.8	≤1						

In the above table, the threshold levels are derived by the following equations:

REF + 1.8 V for enable

REF + 1 V for disable

Note that in order to maintain these threshold levels, the reference pin can be any voltage between Vs– or GND up to Vs/2 (mid rail).

For 3.3-V operation, the reference pin must be connected to the most negative rail (for single supply this is GND).

POWER-DOWN THRESHOLD VOLTAGE LEVELS (REF > Midrail)									
SUPPLY VOLTAGE (V)	REFERENCE PIN VOLTAGE (V)	ENABLE LEVEL (V)	DISABLE LEVEL (V)						
	Floating or 5	≥4	≤ 3.5						
±5	2.5	≥ 1.5	≤ 1						
	1	≥0	≤ -0.5						
	Floating or 5	≥4	≤3.5						
5	4	≥3	≤ 2.5						
	3.5	≥ 2.5	≤2						
3.3	Floating or 3.3	≥ 2.7	≤1.8						



In the above table, the threshold levels are derived by the following equations:

REF – 1 V for enable

REF - 1.5 V for disable

Note that in order to maintain these threshold levels, the reference pin can be any voltage between (Vs+/2) + 1 V to Vs+ or left floating. The reference pin is internally connected to the positive rail, therefore it can be left floating to maintain these threshold levels.

For 3.3-V operation, the reference pin must be connected to the positive rail or left floating.

The recommended mode of operation is to tie the reference pin to midrail, thus setting the threshold levels to midrail +1.0 V and midrail +1.8 V.

NO. OF CHANNELS	PACKAGES
Single (8-pin)	THS4225D, THS4225DGN

# Power Supply Decoupling Techniques and Recommendations

Power supply decoupling is a critical aspect of any high-performance amplifier design process. Careful decoupling provides higher quality ac performance (most notably improved distortion performance). The following guidelines ensure the highest level of performance.

- 1. Place decoupling capacitors as close to the power supply inputs as possible, with the goal of minimizing the inductance of the path from ground to the power supply.
- 2. Placement priority should put the smallest valued capacitors closest to the device.
- 3. Use of solid power and ground planes is recommended to reduce the inductance along power supply return current paths, with the exception of the areas underneath the input and output pins.
- 4. Recommended values for power supply decoupling include a bulk decoupling capacitor (6.8 to 22  $\mu$ F), a mid-range decoupling capacitor (0.1  $\mu$ F) and a high frequency decoupling capacitor (1000 pF) for each supply. A 100 pF capacitor can be used across the supplies as well for extremely high frequency return currents, but often is not required.




#### **APPLICATION CIRCUITS**

# Driving an Analog-to-Digital Converter With the THS4222

The THS4222 can be used to drive high-performance analog-to-digital converters. Two example circuits are presented below.


The first circuit uses a wideband transformer to convert a single-ended input signal into a differential signal. The differential signal is then amplified and filtered by two THS4222 amplifiers. This circuit provides low distortion. intermodulation suppressed even-order distortion, 14 dB of voltage gain, a 50- $\Omega$  input impedance, and a single-pole filter at 25 MHz. For applications without signal content at dc, this method of driving ADCs can be very useful. Where dc information content is required, the THS4500 family of fully differential amplifiers may be applicable.



#### Figure 32. A Linear, Low Noise, High Gain ADC Preamplifier

The second circuit depicts single-ended ADC drive. While not recommended for optimum performance using converters with differential inputs, satisfactory SLOS399G - AUGUST 2002 - REVISED JANUARY 2004

performance can sometimes be achieved with single-ended input drive. An example circuit is shown here for reference.




NOTE: For best performance, high-speed ADCs should be driven differentially. See the THS4500 family of devices for more information.

#### Figure 33. Driving an ADC With a Single-Ended Input

#### Active Filtering With the THS4222

High-frequency active filtering with the THS4222 is achievable due to the amplifier's high slew rate, wide bandwidth, and voltage feedback architecture. Several options are available for high-pass, low-pass, bandpass, and bandstop filters of varying orders. A simple two-pole low pass filter is presented here as an example, with two poles at about 25 MHz.





SLOS399G - AUGUST 2002 - REVISED JANUARY 2004

#### **NOISE ANALYSIS**

High slew rates, stable unity gain, voltage-feedback operational amplifiers usually achieve their slew rate at the expense of a higher input noise voltage. The input-referred voltage noise, and the two input-referred current noise terms, combine to give low output noise under a wide variety of operating conditions. Figure 35 shows the amplifier noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either nV/ $\sqrt{Hz}$  or  $pA/\sqrt{Hz}$ .




Figure 35. Noise Analysis Model

The total output shot noise voltage can be computed as the square of all squares output noise voltage contributors. Equation 1 shows the general form for the output noise voltage using the terms shown in Figure 35:

$$\mathsf{E}_{\mathsf{O}} = \sqrt{\left(\mathsf{E}_{\mathsf{NI}}^{2} + \left(\mathsf{I}_{\mathsf{BN}}\mathsf{R}_{\mathsf{S}}\right)^{2} + 4\mathsf{k}\mathsf{T}\mathsf{R}_{\mathsf{S}}\right)\mathsf{N}\mathsf{G}^{2} + \left(\mathsf{I}_{\mathsf{BI}}\mathsf{R}_{\mathsf{f}}\right)^{2} + 4\mathsf{k}\mathsf{T}\mathsf{R}_{\mathsf{f}}\mathsf{N}\mathsf{G}}$$

Dividing this expression by the noise gain  $(NG=(1+R_f/R_g))$  gives the equivalent input-referred spot noise voltage at the noninverting input, as shown in equation 2:

$$\mathsf{E}_{\mathsf{O}} = \sqrt{\mathsf{E}_{\mathsf{NI}}^{2} + (\mathsf{I}_{\mathsf{BN}}\mathsf{R}_{\mathsf{S}})^{2} + 4\mathsf{k}\mathsf{T}\mathsf{R}_{\mathsf{S}} + \left(\frac{\mathsf{I}_{\mathsf{BI}}\mathsf{R}_{\mathsf{f}}}{\mathsf{N}\mathsf{G}}\right)^{2} + \frac{4\mathsf{k}\mathsf{T}\mathsf{R}_{\mathsf{f}}}{\mathsf{N}\mathsf{G}}}$$

#### **Driving Capacitive Loads**

One of the most demanding, and yet very common, load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an A/D converter, including additional external capacitance, which may be recommended to improve A/D linearity. A high-speed, high open-loop gain amplifier like the THS4222 can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin. When the amplifier's open-loop output resistance is considered, this capacitive load introduces an additional pole in the signal path that can decrease the phase margin. When the primary considerations are frequency response flatness, pulse response fidelity, or



distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting a series isolation resistor between the amplifier output and the capacitive load. This does not eliminate the pole from the loop response, but rather shifts it and adds a zero at a higher frequency. The additional zero acts to cancel the phase lag from the capacitive load pole, thus increasing the phase margin and improving stability.

#### **BOARD LAYOUT**

Achieving optimum performance with a high frequency amplifier like the THS4222 requires careful attention to board layout parasitics and external component types.

Recommendations that optimize performance include:

- Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability: on the noninverting input, it can react with the source impedance to cause unintentional band limiting. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.
- 2. Minimize the distance (< 0.25") from the power supply pins to high frequency 0.1-μF decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground tráces to minimize inductance between the pins and the decoupling capacitors. The power supply connections should always be decoupled with these capacitors. Larger (2.2-μF to 6.8-μF) decoupling capacitors, effective at lower frequency, should also be used on the main supply pins. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board.</p>
- Careful selection and placement of external 3. components will preserve the high frequency performance of the THS4222. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Metal-film and carbon composition, axially-leaded resistors can also provide good high frequency performance. Again, keep their leads and PC board trace length as short as possible. Never use wire wound type resistors in a high frequency application. Since the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Other network components, such as noninverting input termination resistors, should also be placed close to the package. Where double-side component mounting is allowed, place



the feedback resistor directly under the package on the other side of the board between the output and inverting input pins. Even with a low parasitic capacitance shunting the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal-film or surface-mount resistors have approximately 0.2 pF in shunt with the resistor. For resistor values > 2.0 k $\Omega$ , this parasitic capacitance can add a pole and/or a zero below 400 MHz that can effect circuit operation. Keep resistor values as low as possible, consistent with load driving considerations. It has been suggested here that a good starting point for design would be set the  $R_{f}$  be set to 1.3  $k\Omega$  for low-gain, noninverting applications. Doing this automatically keeps the resistor noise terms low, and minimize the effect of their parasitic capacitance.

4. Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50 mils to 100 mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set RISO from the plot of recommended RISO vs Capacitive Load. Low parasitic capacitive loads (<4 pF) may not need an R<sub>(ISO)</sub>, since the THS4222 is nominally compensated to operate with a 2-pF parasitic load. Higher parasitic capacitive loads without an R<sub>(ISO)</sub> are allowed as the signal gain increases (increasing the unloaded phase margin). If a long trace is required, and the 6-dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50- $\Omega$ environment is normally not necessary onboard, and in fact a higher impedance environment improves distortion as shown in the distortion versus load plots. With a characteristic board trace impedance defined based on board material and trace dimensions, a matching series resistor into the trace from the output of the THS4222 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of the destination device: this total effective impedance should be set to match the trace impedance. If the 6-dB attenuation of a doubly terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the trace as a capacitive load in this case and set SLOS399G - AUGUST 2002 - REVISED JANUARY 2004

the series resistor value as shown in the plot of  $\rm R_{(ISO)}$  vs Capacitive Load. This setting does not preserve signal integrity or a doubly-terminated line. If the input impedance of the destination device is low, there is some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.

5. Socketing a high speed part like the THS4222 is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create a troublesome parasitic network which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the THS4222 onto the board.


#### PowerPAD<sup>™</sup> DESIGN CONSIDERATIONS

The THS4222 family is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted [see Figure 36(a) and Figure 36(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 36(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation.

During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the heretofore awkward mechanical methods of heatsinking.



#### Figure 36. Views of Thermally Enhanced Package

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.

SLOS399G – AUGUST 2002 – REVISED JANUARY 2004




Figure 37. PowerPAD PCB Etch and Via Pattern

#### PowerPAD PCB LAYOUT CONSIDERATIONS

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 37. There should be etch for the leads as well as etch for the thermal pad.
- Place five holes in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. They help dissipate the heat generated by the THS4222 family IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered, so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This resistance makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS4222 family PowerPAD package should make their connection to the internal ground plane, with a complete connection around the entire circumference of the plated-through hole.
- The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This



prevents solder from being pulled away from the thermal pad area during the reflow process.

- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 38 and is calculated by the equation 5:

$$\mathsf{P}_{\mathsf{D}} = \frac{\mathsf{T}_{\mathsf{max}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{J}\mathsf{A}}} \tag{3}$$

where:

 $\begin{array}{l} \mathsf{P}_{\mathsf{D}} = \mathsf{Maximum power dissipation of THS4222 (watts)} \\ \mathsf{T}_{\mathsf{MAX}} = \mathsf{Absolute maximum junction temperature (150°C)} \\ \mathsf{T}_{\mathsf{A}} = \mathsf{Free-ambient temperature (°C)} \\ \theta_{\mathsf{JA}} = \theta_{\mathsf{JC}} + \theta_{\mathsf{CA}} \\ \theta_{\mathsf{MA}} = \mathsf{Thermal coefficient from junction to the case} \end{array}$ 

 $\theta_{JC}$  = Thermal coefficient from junction to the case  $\theta_{CA}$  = Thermal coefficient from the case to ambient air (°C/W).

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output stages (Class AB), most of the heat dissipation is at low output voltages with high output currents.

The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device,  $\theta_{JA}$  decreases and the heat dissipation capability increases. For a single package, the sum of the RMS output currents and voltages should be used to choose the proper package.

#### THERMAL ANALYSIS

The THS4222 family of devices does not incorporate automatic thermal shutoff protection, so the designer must take care to ensure that the design does not violate the absolute maximum junction temperature of the device. Failure may result if the absolute maximum junction temperature of  $150^{\circ}$  C is exceeded.

The thermal characteristics of the device are dictated by the package and the PC board. Maximum power dissipation for a given package can be calculated using the following formula.

$$\mathsf{P}_{\mathsf{Dmax}} = \frac{\mathsf{T}_{\mathsf{max}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}}$$

where:

 $P_{Dmax}$  is the maximum power dissipation in the amplifier (W).  $T_{max}$  is the absolute maximum junction temperature (°C).  $T_A$  is the ambient temperature (°C).

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  is the thermal coefficient from the silicon junctions to the case (°C/W).

 $\theta_{CA}$  is the thermal coefficient from the case to ambient air (°C/W).

For systems where heat dissipation is more critical, the THS4222 family is offered in MSOP with PowerPAD. The thermal coefficient for the MSOP PowerPAD package is substantially improved over the traditional SOIC. Maximum power dissipation levels are depicted in the graph for the two packages. The data for the DGN package assumes a board layout that follows the PowerPAD layout guidelines referenced above and detailed in the PowerPAD application notes in the *Additional Reference Material* section at the end of the data sheet.




Figure 38. Maximum Power Dissipation vs Ambient Temperature

When determining whether or not the device satisfies the maximum power dissipation requirement, it is important to consider not only quiescent power dissipation, but also dynamic power dissipation. Often maximum power dissipation is difficult to quantify because the signal pattern is inconsistent, but an estimate of the RMS power dissipation can provide visibility into a possible problem.

#### **DESIGN TOOLS**

#### Evaluation Fixtures, Spice Models, and Applications Support

Texas Instruments is committed to providing its customers with the highest quality of applications support. To support this goal, evaluation boards have been developed for the THS4222 family of operational amplifiers. The boards are easy to use, allowing for straight-forward evaluation of the device. These evaluation boards can be ordered through the Texas Instruments web site, www.ti.com, or through your local Texas Instruments sales representative. Schematics for the two evaluation boards are shown below with their default component values. Unpopulated footprints are shown to provide insight into design flexibility.




Figure 39. THS4222 EVM Circuit Configuration

SLOS399G - AUGUST 2002 - REVISED JANUARY 2004






Figure 40. THS4222 EVM Board Layout (Top Layer)




Figure 42. THS4222 EVM Board Layout (3rd Layer, Power)




Figure 41. THS4222 EVM Board Layout (2nd Layer, Ground)




Figure 43. THS4222 EVM Board Layout (Bottom Layer)



Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. A SPICE model for the THS4222 family is available through the Texas Instruments web site (www.ti.com). The PIC is also available for design assistance and detailed product information. These models do a good job of predicting small-signal ac and transient performance under a wide variety of operating conditions. They are not intended to model the distortion characteristics of the amplifier, nor do they attempt to distinguish between the package types in their small-signal ac performance. Detailed information about what is and is not modeled is contained in the model file itself.

#### ADDITIONAL REFERENCE MATERIAL

- PowerPAD Made Easy, application brief (SLMA004)
- PowerPAD Thermally Enhanced Package, technical brief (SLMA002)



### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS4221D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	4221	Samples
THS4221DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BFS	Samples
THS4221DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BFS	Samples
THS4221DBVTG4	ACTIVE	SOT-23	DBV	5	250	TBD	Call TI	Call TI	-40 to 85		Samples
THS4221DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ВНХ	Samples
THS4221DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ВНХ	Samples
THS4221DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BFT	Samples
THS4222D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	4222	Samples
THS4222DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	BHW	Samples
THS4222DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	BFO	Samples
THS4222DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	BFO	Samples
THS4222DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	4222	Samples
THS4225D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	4225	Samples
THS4225DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BFY	Samples
THS4225DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BFU	Samples
THS4226DGQ	ACTIVE	HVSSOP	DGQ	10	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BFP	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



#### www.ti.com

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4221DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
THS4221DBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
THS4221DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4222DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4222DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4222DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

16-May-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4221DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
THS4221DBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
THS4221DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
THS4222DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4222DGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
THS4222DR	SOIC	D	8	2500	350.0	350.0	43.0

### TEXAS INSTRUMENTS

www.ti.com

16-May-2024

### TUBE



### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
THS4221D	D	SOIC	8	75	505.46	6.76	3810	4
THS4222D	D	SOIC	8	75	505.46	6.76	3810	4
THS4222DGK	DGK	VSSOP	8	80	330	6.55	500	2.88
THS4222DGN	DGN	HVSSOP	8	80	330	6.55	500	2.88
THS4225D	D	SOIC	8	75	505.46	6.76	3810	4

## **DBV0005A**



## **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



## DBV0005A

## **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DBV0005A

## **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## **DGK0008A**



## **PACKAGE OUTLINE**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



## DGK0008A

## **EXAMPLE BOARD LAYOUT**

## <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



## DGK0008A

## **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.




## DGQ 10

3 x 3, 0.5 mm pitch

## **GENERIC PACKAGE VIEW**

# PowerPAD<sup>™</sup> HVSSOP - 1.1 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




## **DGQ0010D**



## **PACKAGE OUTLINE**

## PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA-T.




## **DGQ0010D**

## **EXAMPLE BOARD LAYOUT**

### PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
   This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.




## DGQ0010D

## **EXAMPLE STENCIL DESIGN**

### PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



## DGN 8


3 x 3, 0.65 mm pitch

## **GENERIC PACKAGE VIEW**

## PowerPAD<sup>™</sup> HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## **DGN0008D**

### **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



## **DGN0008D**

## **EXAMPLE BOARD LAYOUT**

## PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



## DGN0008D

## **EXAMPLE STENCIL DESIGN**

## PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.




## **DGN0008G**

### **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.




PowerPAD is a trademark of Texas Instruments.

## DGN0008G

## **EXAMPLE BOARD LAYOUT**

## PowerPAD<sup>™</sup> HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




## DGN0008G

## **EXAMPLE STENCIL DESIGN**

### PowerPAD<sup>™</sup> HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



## D0008A



## **PACKAGE OUTLINE**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



## D0008A

## **EXAMPLE BOARD LAYOUT**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

## **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated