- Can Be Used as a 4-Bit Digital Comparator
- Input Clamping Diodes Simplify System Design
- Fully Compatible with Most TTL Circuits

#### **FUNCTION TABLE**

INP	UTS	OUTPUT
Α	В	Y
L	L	Н
L	н	L
н	L.	L
н	Н	н

H = high level, L = low level


### description

The 'LS266 is comprised of four independent 2-input exclusive-NOR gates with open-collector outputs. The open-collector outputs permit tying outputs together for multiple-bit comparisons.

#### logic symbol (each gate)



### logic symbol<sup>†</sup>



positive logic:  $Y = \overline{A \oplus B} = AB + \overline{AB}$ 


Pin numbers shown are for D, J, N, and W packages.

### SN54LS266 . . . J OR W PACKAGE SN74LS266 . . . D OR N PACKAGE (TOP VIEW)

1A 1 U 14 VCC 1B 2 13 4B 1Y 3 12 4A


1Y | 3 | 12 | 4A 2Y | 4 | 11 | 4Y 2A | 5 | 10 | 3Y 2B | 6 | 9 | 3B GND | 7 | 8 | 3A


# SN54LS266 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

### schematic of inputs and outputs







 $<sup>^{\</sup>dagger}$  This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

### SN54LS266, SN74LS266 QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS

SDLS151 - DECEMBER 1972 - REVISED MARCH 1988

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)														7	٧
Input voltage														7	٧
Operating free-air temperature range:	SN54LS266		٠.								Ę	55°	C to	125	°C
	SN74LS266											0	°C	to 70'	°C
Storage temperature range														150	

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SI	N54LS2	66	SI	174LS2	66	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	CIVIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	٧
High-level output voltage, VOH			5.5			5.5	٧
Low-level output current, IOL			4			8	mA
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DARAMETER		7507.004	pizionet	SI	N54LS2	66	S	UNIT		
	PARAMETER	TEST CON	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	ONT	
VIH	High-level input voltage			2			2			٧
VIL	Low-level input voltage					0.7			0.8	V
VIK	Input clamp voltage	VCC = MIN,	I <sub>I</sub> = -18 mA			1.5			-1.5	٧
ЮН	High-level output current	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V			100			100	μА
VOL	Low-level output voltage	V <sub>CC</sub> ≈ MIN, V <sub>IH</sub> = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage	VIL = VIL max	I <sub>OL</sub> = 8 mA					0.35	0.5	
- la	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V1 = 7 V			0.2			0.2	mA
Чн	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			40			40	μА
IL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			-0.8			-0.8	mA
1cc	Supply current	V <sub>CC</sub> = MAX,	See Note 2		8	13		8	13	mA

<sup>&</sup>lt;sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.  $^{\ddagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25 \text{ C}$ .

### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER <sup>§</sup>	FROM (INPUT)	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	A or B	Other input low	CL = 15 pF,		18	30	ns
tPHL	7015	Other Hipat low	$R_L = 2 k\Omega$ ,		18	30	113
t <sub>PLH</sub>	A or B	Other input high	See Note 3		18	30	ns
tPHL	7, 0, 0	Other input high	00011010		18	30	

<sup>§</sup>tpLH = propagation delay time, low-to-high-level output



NOTE 2: 1<sub>CC</sub> is measured with one input of each gate at 4.5 V, the other inputs grounded, and the outputs open

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

www.ti.com 30-May-2024

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN54LS266J	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS266J	Samples
SN74LS266D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS266	Samples
SN74LS266DG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS266	Samples
SN74LS266N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS266N	Samples
SNJ54LS266J	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS266J	Samples
SNJ54LS266W	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS266W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

### **PACKAGE OPTION ADDENDUM**

www.ti.com 30-May-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS266, SN74LS266:

Catalog: SN74LS266

Military: SN54LS266

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LS266D	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS266DG4	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS266N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS266N	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54LS266W	W	CFP	14	25	506.98	26.16	6220	NA



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# W (R-GDFP-F14)

### CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



# N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated