







SN74LVC257A-Q1 SCAS709C - SEPTEMBER 2003 - REVISED MAY 2024

SN74LVC257A-Q1 Automotive Quadruple 2-Line To 1-Line Data Selector/Multiplexer With 3-State Outputs

1 Features

TEXAS

INSTRUMENTS

- Qualified for automotive applications
- ESD protection exceeds 2000V per ٠ MIL-STD-883, method 3015
- Operates from 2V to 3.6V
- ٠ Inputs accept voltages to 5.5V
- Max t_{pd} of 4.6ns at 3.3V
- Typical V_{OLP} (output ground bounce) < 0.8V at V_{CC} ٠ = 3.3V, T_A = 25°C
- Typical V_{OHV} (output V_{OH} undershoot) > 2V at V_{CC} = 3.3V, T_A = 25°C

2 Description

The SN74LVC257A guadruple 2-line to 1-line data selector/multiplexer is designed for 2.7V to 3.6V V_{CC} operation.

Package Information

| PART NUMBER | PACKAGE ⁽¹⁾ | PACKAGE SIZE ⁽²⁾ | BODY SIZE ⁽³⁾ |
|----------------|------------------------|-----------------------------|--------------------------|
| SN74LVC257A-Q1 | BQB (WQFN, 16) | 3.5mm × 2.5mm | 3.5mm × 2.5mm |
| | D (SOIC, 16) | 9.90 mm × 6mm | 9.90 mm × 3.90 mm |
| | PW (TSSOP, 16) | 5.00 mm × 6.4mm | 5.00 mm × 4.40 mm |

- (1) For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and (2) includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.








Table of Contents

| 1 Features 2 Description | |
|--------------------------------------|---|
| 3 Pin Configuration and Functions | |
| 4 Specifications | 4 |
| 4.1 Absolute Maximum Ratings | 4 |
| 4.2 ESD Ratings | |
| 4.3 Recommended Operating Conditions | |
| 4.4 Thermal Information | 4 |
| 4.5 Electrical Characteristics | 5 |
| 4.6 Switching Characteristics | 5 |
| 4.7 Operating Characteristics | |
| 5 Parameter Measurement Information | |
| 6 Detailed Description | 7 |
| 6.1 Overview | 7 |
| 6.2 Functional Block Diagram | 7 |

| 6.3 Device Functional Modes | 8 |
|---|----|
| 7 Application and Implementation | 9 |
| 7.1 Power Supply Recommendations | 9 |
| 7.2 Layout | 9 |
| 8 Device and Documentation Support | 10 |
| 8.1 Documentation Support (Analog) | 10 |
| 8.2 Receiving Notification of Documentation Updates | 10 |
| 8.3 Support Resources | 10 |
| 8.4 Trademarks | |
| 8.5 Electrostatic Discharge Caution | 10 |
| 8.6 Glossary | 10 |
| 9 Revision History | |
| 10 Mechanical, Packaging, and Orderable | |
| Information | 11 |
| | |



3 Pin Configuration and Functions

| | | U | | 1 |
|-----|---|--------|----|-----------------|
| Ā/B | 1 | \cup | 16 | Vcc |
| 1A | 2 | | 15 |] oe |
| 1B | 3 | | 14 |] 4A |
| 1Y | 4 | | 13 |] 4B |
| 2A | 5 | | 12 |] 4Y |
| 2B | 6 | | 11 |] 3A |
| 2Y | 7 | | 10 |] 3B |
| GND | 8 | | 9 |] 3Y |
| | | | | |

Figure 3-1. D or PW Package, 16-Pin SOIC or TSSOP (Top View)




Figure 3-2. BQB Package, 16-Pin WQFN with Exposed Thermal Pad (Top View)

| PIN | | | | | |
|-------------------|-------------------------|-----|---|--|--|
| NAME | SOIC, TSSOP, or WQFN | I/O | DESCRIPTION | | |
| Ā/B | 1 | I | Select Pin, Low selects A, High selects B | | |
| 1A | 2 | I/O | Multiplexer Signal Input | | |
| 1B | 3 | I/O | Multiplexer Signal Input | | |
| 1Y | 4 | I/O | Multiplexer Output | | |
| 2A | 5 | I/O | Multiplexer Signal Input | | |
| 2B | 6 | I/O | Multiplexer Signal Input | | |
| 2Y | 7 | I/O | Multiplexer Output | | |
| 3A | 11 | I/O | Multiplexer Signal Input | | |
| 3B | 10 | I/O | Multiplexer Signal Input | | |
| 3Y | 9 | I/O | Multiplexer Output | | |
| 4A | 14 | I/O | Multiplexer Signal Input | | |
| 4B | 13 | I/O | Multiplexer Signal Input | | |
| 4Y | 12 | I/O | Multiplexer Output | | |
| GND | 8 | _ | Ground | | |
| NC ⁽¹⁾ | _ | _ | No connect | | |
| ŌĒ | 15 | I/O | Active low Output enable | | |
| V _{CC} | 16 | _ | Power pin | | |

Table 3-1. Pin Functions

(1) NC – no internal connection



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

| | | | | MIN | MAX | UNIT |
|------------------|--|--------------------|------|-----------------------|-----|------|
| V _{CC} | Supply voltage range | | | -0.5 | 6.5 | V |
| VI | Input voltage range ⁽¹⁾ | | -0.5 | 6.5 | V | |
| Vo | Output voltage range ⁽¹⁾ ⁽²⁾ | | -0.5 | V _{CC} + 0.5 | V | |
| I _{IK} | Input clamp current | V ₁ < 0 | | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | | -50 | mA |
| lo | Continuous output current | | | | ±50 | mA |
| | Continuous current through V _{CC} or GND | | | ±100 | mA | |
| T _{stg} | Storage temperature range | | | -65 | 150 | °C |

(1) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(2) The value of V_{CC} is provided in the recommended operating conditions table.

4.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|----------------------------|---|-------|------|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

4.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|-----------------|------------------------------------|----------------------------------|-----|-----------------|------|
| V | Supply veltage | Operating | 2 | 3.6 | V |
| V _{CC} | Supply voltage | Data retention only | 1.5 | | v |
| V _{IH} | High-level input voltage | V _{CC} = 2.7 V to 3.6 V | 2 | | V |
| V _{IL} | Low-level input voltage | V _{CC} = 2.7 V to 3.6 V | | 0.8 | V |
| VI | Input voltage | | 0 | 5.5 | V |
| Vo | Output voltage | | 0 | V _{CC} | V |
| | High lovel output ourrent | V _{CC} = 2.7 V | | -12 | m۸ |
| IOH | High-level output current | V _{CC} = 3 V | | -24 | mA |
| | | V _{CC} = 2.7 V | | 12 | |
| I _{OL} | Low-level output current | V _{CC} = 3 V | | 24 | mA |
| Δt/Δv | Input transition rise or fall rate | · | | 10 | ns/V |
| T _A | Operating free-air temperature | | -40 | 125 | °C |

4.4 Thermal Information

| | | SN74LVC257A-Q1 | | | |
|-------------------------------|--|--------------------------------|---------|-----|------|
| THERMAL METRIC ⁽¹⁾ | | BQB (WQFN) D (SOIC) PW (TSSOP) | | | UNIT |
| | | | 16 PINS | | |
| R _{θJA} | Junction-to-ambient thermal resistance | 98.8 | 73 | 108 | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.



4.5 Electrical Characteristics

| PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP ⁽¹⁾ | MAX | UNIT | |
|------------------|---|-----------------|-----------------------|--------------------|-----|------|--|
| | I _{OH} = -100 μA | 2.7 V to 3.6 V | V _{CC} - 0.2 | | | | |
| N | L = 12 mA | 2.7 V | 2.2 | | | V | |
| V _{OH} | $I_{OH} = -12$ mA | 3 V | 2.4 | | | v | |
| | $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | | |
| | I _{OL} = 100 μA | 2.7 V to 3.6 V | | | 0.2 | | |
| V _{OL} | I _{OL} = 12 mA | 2.7 V | | | 0.4 | V | |
| | $\begin{array}{c c c c c c c c c } & 2.7 & 2.2 \\ \hline & & & & & & & & & & & & & & & & & &$ | | 0.55 | | | | |
| I _I | V _I = 5.5 V or GND | 3.6 V | | | ±5 | μA | |
| I _{OZ} | $V_{O} = V_{CC}$ or GND | 3.6 V | | | ±15 | μA | |
| I _{CC} | $V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$ | 3.6 V | | | 10 | μA | |
| ΔI _{CC} | One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND | 2.7 V to 3.6 V | | | 500 | μA | |
| Ci | V _I = V _{CC} or GND | 3.3 V | | 5 | | pF | |
| Co | V _O = V _{CC} or GND | 3.3 V | | 5 | | pF | |

over recommended operating free-air temperature range (unless otherwise noted)

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

4.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 2.7 V | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|--------------------|-----------------|----------------|-------------------------|------------------------------------|-----|------|
| | | (001701) | MIN MAX | MIN | MAX | |
| + | A or B | Y . | 5.4 | 1 | 4.6 | 20 |
| t _{pd} | Ā/B | | 7.5 | 1 | 6.4 | ns |
| t _{en} | OE | Y | 6.7 | 1 | 5.6 | ns |
| t _{dis} | ŌĒ | Y | 4.7 | 0.5 | 4.3 | ns |
| t _{sk(o)} | | | | | 1 | ns |


4.7 Operating Characteristics

T_A = 25°C

| | PARAMETER | TEST V _{CC} = 2.5 V | | V _{CC} = 3.3 V | UNIT |
|-----------------|-------------------------------|------------------------------|------|-------------------------|------|
| | FARAWLETER | | TYP | TYP | ONIT |
| C_{pd} | Power dissipation capacitance | f = 10 MHz | 14.5 | 15.5 | pF |




5 Parameter Measurement Information



| TEST | S1 |
|------------------------------------|-------------------|
| t _{PLH} /t _{PHL} | Open |
| t _{PLZ} /t _{PZL} | V _{LOAD} |
| t _{PHZ} /t _{PZH} | GND |

| | INF | PUTS | V _M | N. | • | RL | | |
|-------------------|-------|--------------------------------|----------------|-------------------|-------|--------------|--------------|--|
| V _{CC} | VI | t _r /t _f | | V _{LOAD} | C∟ | | V_{Δ} | |
| 2.7 V | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V | |
| 3.3 V \pm 0.3 V | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V | |



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 5-1. Load Circuit and Voltage Waveforms



6 Detailed Description

6.1 Overview

The device is designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable (\overline{OE}) input is at a high logic level.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

6.2 Functional Block Diagram




Figure 6-1. Logic Diagram (Positive Logic)



6.3 Device Functional Modes

| Function Table | | | | | | | | | |
|----------------|--------|---|---|---|--|--|--|--|--|
| | OUTPUT | | | | | | | | |
| ŌĒ | Ā/B | Α | В | Y | | | | | |
| Н | Х | Х | Х | Z | | | | | |
| L | L | L | Х | L | | | | | |
| L | L | Н | Х | Н | | | | | |
| L | Н | Х | L | L | | | | | |
| L | Н | Х | Н | Н | | | | | |

Function Table lists the functional modes for the SN74LVC257A-Q1 devices.



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Section 4.3* table.

Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01- μ F or 0.022- μ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. The bypass capacitor must be installed as close to the power terminal as possible for the best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple bit logic devices, inputs must not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Layout Example for the SN74LVC257A-Q1 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient.

7.2.2 Layout Example




Figure 7-1. Example Layout for the SN74LVC257A-Q1



8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

| Table | 8-1. | Related | Links |
|-------|------|---------|-------|
|-------|------|---------|-------|

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|----------------|----------------|--------------|------------------------|---------------------|------------------------|
| SN74LVC257A-Q1 | Click here | Click here | Click here | Click here | Click here |

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| С | hanges from Revision B (February 2008) to Revision C (May 2024) | Page |
|---|--|-------------------------|
| • | Added BQA package to Package Information table, Pin Configuration and Functions section, and Therr Information table | |
| • | Added Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, <i>Example Constant C</i> | De <i>vice</i> , and |
| • | Deleted references to machine model throughout the data sheet | 1 |



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

| Orderable Device | Status | Package Type | | Pins | - | Eco Plan | Lead finish/ | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|--------------------|--------|--------------|---------|------|------|--------------|---------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | Ball material | (3) | | (4/5) | |
| CLVC257AQPWRG4Q1 | ACTIVE | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | L257AQ1 | Samples |
| SN74LVC257APWRQ1 | ACTIVE | TSSOP | PW | 16 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC257Q | Samples |
| SN74LVC257AQDRG4Q1 | ACTIVE | SOIC | D | 16 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | L257AQ1 | Samples |
| SN74LVC257AWBQBRQ1 | ACTIVE | WQFN | BQB | 16 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC257Q | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC257A-Q1 :

- Catalog : SN74LVC257A
- Enhanced Product : SN74LVC257A-EP
- Military : SN54LVC257A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| All dimensions are nominal | | | | | | | | | | | | | |
|----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|---|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant | |
| CLVC257AQPWRG4Q1 | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 | l |



www.ti.com

PACKAGE MATERIALS INFORMATION

18-Apr-2024



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| CLVC257AQPWRG4Q1 | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 | |

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

BQB 16

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

2.5 x 3.5, 0.5 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






BQB0016B

PACKAGE OUTLINE WQFN - 0.8 mm max height

INDSTNAME



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




BQB0016B

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

INDSTNAME



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




BQB0016B

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

INDSTNAME



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated