Chapter Excerpt from SLAU208



Chapter 1 SLAU409F–August 2012–Revised March 2018

# LCD\_B Controller

**NOTE:** This chapter is an excerpt from the *MSP430x5xx and MSP430x6xx Family User's Guide*. The most current version of the full user's guide is available here: http://www.ti.com/lit/pdf/slau208

The LCD\_B controller drives static, 2-mux, 3-mux, or 4-mux LCDs. This chapter describes the LCD\_B controller.

#### Topic

Page

1.1	LCD_B Controller Introduction	. 2
1.2	LCD_B Controller Operation	. 4
1.3	LCD_B Registers	22

1



### LCD\_B Controller Introduction

### 1.1 LCD\_B Controller Introduction

The LCD\_B controller directly drives LCD displays by creating the ac segment and common voltage signals automatically. The LCD\_B controller can support static, 2-mux, 3-mux, and 4-mux LCD glasses.

The LCD\_B controller features are:

- Display memory
- Automatic signal generation
- Configurable frame frequency
- Blinking of individual segments with separate blinking memory
- Regulated charge pump
- Contrast control by software
- Support for four types of LCDs
  - Static
  - 2-mux, 1/2 bias or 1/3 bias
  - 3-mux, 1/2 bias or 1/3 bias
  - 4-mux, 1/2 bias or 1/3 bias

The LCD\_B controller block diagram for a configuration with a maximum of 160 segments is shown in Figure 1-1.

#### NOTE: Maximum LCD Segment Control

The maximum number of segment lines and memory registers available differs with device. See the device-specific data sheet for available segment pins and the maximum number of segments supported.






Figure 1-1. LCD\_B Controller Block Diagram

3



### 1.2 LCD\_B Controller Operation

The LCD\_B controller is configured with user software. The setup and operation of the LCD\_B controller is discussed in the following sections.

### 1.2.1 LCD Memory

The LCD memory map for a device with a 160-segment maximum is shown in Figure 1-2. Each memory bit corresponds to one LCD segment or is not used, depending on the mode. To turn on an LCD segment, its corresponding memory bit is set.

The memory can also be accessed word-wise using the even addresses starting at LCDM1, LCDM3, etc.

Setting the bit LCDCLRM clears all LCD memory registers at the next frame boundary. It is reset automatically after the registers are cleared.

Associated Common Pins	3	2	1	0	3	2	1	0		
Common Pins			I					I	I	Associated
Register	7							0	n	Segment Pins
LCDM20									38	39, 38
LCDM19									36	37, 36
LCDM18									34	35, 34
LCDM17									32	33, 32
LCDM16									30	31, 30
LCDM15									28	29, 28
LCDM14									26	27, 26
LCDM13									24	25, 24
LCDM12									22	23, 22
LCDM11									20	21, 20
LCDM10									18	19, 18
LCDM9									16	17, 16
LCDM8									14	15, 14
LCDM7									12	13, 12
LCDM6									10	1, 10
LCDM5									8	9, 8
LCDM4									6	7,6
LCDM3									4	5, 4
LCDM2									2	3, 2
LCDM1									0	1, 0
								/	/	
	Sn+1					Sn				

Figure 1-2. LCD Memory - Example for 160 Segments Maximum

### 1.2.2 LCD Timing Generation

The LCD\_B controller uses the  $f_{LCD}$  signal from the integrated clock divider to generate the timing for common and segment lines. With the LCDSSEL bit ACLK with a frequency between 30 kHz and 40 kHz or VLOCLK can be selected as clock source into the divider. The  $f_{LCD}$  frequency is selected with the LCDPREx and LCDDIVx bits. The resulting  $f_{LCD}$  frequency is calculated by:

$$f_{LCD} = \frac{f_{ACLKVLOCLK}}{(LCDDIVx + 1) \times 2^{LCDPRE}}$$

The proper  $f_{LCD}$  frequency depends on the LCD's requirement for framing frequency and the LCD multiplex rate and is calculated by:

 $f_{LCD} = 2 \times mux \times f_{Frame}$ 

4



For example, to calculate  $f_{LCD}$  for a 3-mux LCD, with a frame frequency of 30 Hz to 100 Hz:  $f_{Frame}$  (from LCD data sheet) = 30 Hz to 100 Hz  $f_{LCD} = 2 \times 3 \times f_{Frame}$   $f_{LCD}(min) = 180$  Hz  $f_{LCD}(max) = 600$  Hz With  $f_{ACLK/VLOCLK} = 32768$  Hz, LCDPREx = 011, and LCDDIVx = 10101:

f<sub>LCD</sub> = 32768 Hz / ((21+1) × 2<sup>3</sup>) = 32768 Hz / 176 = 186 Hz

With LCDPREx = 001 and LCDDIVx = 11011:

 $f_{LCD} = 32768 \text{ Hz} / ((27+1) \times 2^1) = 32768 \text{ Hz} / 56 = 585 \text{ Hz}$ 

The lowest frequency has the lowest current consumption. The highest frequency has the least flicker.

# 1.2.3 Blanking the LCD

The LCD controller allows to blank the complete LCD. The LCDSON bit is ANDed with each segment's memory bit. When LCDSON = 1, each segment is on or off according to its bit value. When LCDSON = 0, each LCD segment is off.

# 1.2.4 LCD Blinking

The LCD\_B controller also supports blinking. The blinking mode LCDBLKMODx = 01 allows to blink individual segments, with LCDBLKMODx = 10 all segments are blinking, and with LCDBLKMODx = 00 blinking is disabled.

# 1.2.4.1 Blinking Memory

To enable individual segments for blinking the corresponding bit in the blinking memory LCDBMx registers needs to be set. The memory uses the same structure as the LCD memory shown in Figure 1-2. Each memory bit corresponds to one LCD segment, or is not used, depending on the multiplexing mode LCDMXx. To enable blinking for a LCD segment, its corresponding memory bit is set.

The blinking memory can also be accessed word-wise using the even addresses starting at LCDBM1, LCDBM3, etc.

Setting the bit LCDCLRBM clears all blinking memory registers at the next frame boundary. It is automatically reset after the registers are cleared.

# 1.2.4.2 Blinking Frequency

The blinking frequency  $f_{BLINK}$  is selected with the LCDBLKPREx and LCDBLKDIVx bits. The same clock is used as selected for the LCD frequency  $f_{LCD}$ . The resulting  $f_{BLINK}$  frequency is calculated by:

$$f_{Blink} = \frac{f_{ACLKVLO}}{(LCDBLKDIVx + 1) \times 2^{9+LCDBLKPREx}}$$

The divider generating the blinking frequency  $f_{BLINK}$  is reset while LCDBLKMODx = 00. After a blinking mode LCDBLKMODx = 01 or 10 is selected, the enabled segments or all segments go blank at the next frame boundary and stay off for half a BLKCLK period. Then they go active at the next frame boundary and stay on for another half BLKCLK period before they go blank again at a frame boundary.

# NOTE: Blinking Frequency Restrictions

The blinking frequency must be smaller than the frame frequency, f<sub>Frame</sub>.

The blinking frequency should be changed only when LCDBLKMODx = 00.

# 1.2.4.3 Dual Display Memory

The blinking memory can also be used as a secondary display memory when no blinking mode LCDBLKMODx = 01 or 10 is selected. The memory to be displayed can be selected either manually using the LCDDISP bit or automatically with LCDBLKMODx = 11.



#### LCD\_B Controller Operation

With LCDDISP = 0 the LCD memory is selected, with LCDDISP = 1 the blinking memory is selected as display memory. Switching between the memories is synchronized to the frame boundaries.

With LCDBLKMODx = 11 the LCD controller switches automatically between the memories using the divider to generate the blinking frequency. After LCDBLKMODx = 11 is selected the memory to be displayed for the first half a BLKCLK period is the LCD memory. In the second half the blinking memory is used as display memory. Switching between the memories is synchronized to the frame boundaries.

# 1.2.5 LCD\_B Voltage And Bias Generation

The LCD\_B module allows selectable sources for the peak output waveform voltage, V1, as well as the fractional LCD biasing voltages V2 to V5.  $V_{LCD}$  may be sourced from  $V_{CC}$ , an internal charge pump, or externally.

All internal voltage generation is disabled if the selected clock source (ACLK or VLOCLK) is turned off (OSCOFF = 1) or the LCD\_B module is disabled (LCDON = 0).

### 1.2.5.1 LCD Voltage Selection

 $V_{LCD}$  is sourced from  $V_{CC}$  when VLCDEXT = 0, VLCDx = 0, and VREFx = 0.  $V_{LCD}$  is sourced from the internal charge pump when VLCDEXT = 0, VLCDCPEN = 1, and VLCDx > 0. The charge pump is always sourced from  $DV_{CC}$ . The VLCDx bits provide a software selectable LCD voltage from 2.6 V to 3.44 V (typical) independent of  $DV_{CC}$ . See the device-specific data sheet for specifications.

When the internal charge pump is used, a 4.7- $\mu$ F or larger capacitor must be connected between pin LCDCAP and ground. If no capacitor is connected and the charge pump is enabled, the LCDNOCAPIFG interrupt flag is set, and the charge pump is disabled to prevent damage to the device. The charge pump may be temporarily disabled by setting LCDCPEN = 0 with VLCDx > 0 to reduce system noise, or it can be automatically disabled during certain periods by setting the corresponding bits in the LCDBCPCTL register. In this case, the voltage present at the external capacitor is used for the LCD voltages until the charge pump is re-enabled.

### NOTE: Capacitor Required For Internal Charge Pump

A 4.7- $\mu$ F or larger capacitor must be connected from pin LCDCAP to ground when the internal charge pump is enabled. If no capacitor is connected, the LCDNOCAPIFG interrupt flag is set and the charge pump is disabled.

The internal charge pump may use an external reference voltage when VLCDREFx = 01 (and LCDREXT = 0 and LCDEXTBIAS = 0). In this case, the charge pump voltage is set to a multiply of the external reference voltage according to the VLCDx bits setting.

When VLCDEXT = 1,  $V_{LCD}$  is sourced externally from the LCDCAP, pin and the internal charge pump is disabled.

### 1.2.5.2 LCD Bias Generation

The fractional LCD biasing voltages, V2 to V5 can be generated internally or externally, independent of the source for  $V_{LCD}$ . The LCD bias generation block diagram is shown in Figure 1-3.

The internally generated bias voltages V2 to V4 are switched to external pins with LCDREXT = 1.

To source the bias voltages V2 to V4 externally, LCDEXTBIAS is set. This also disables the internal bias generation. Typically, an equally weighted resistor divider is used with resistors ranging from a few k $\Omega$  to 1 M $\Omega$ , depending on the size of the display. When using an external resistor divider, the V<sub>LCD</sub> voltage may be sourced from the internal charge pump when VLCDEXT = 0 taking the maximum charge pump load current into account. V5 can also be sourced externally when R03EXT is set to control the contrast of the connected display by changing the voltage at the low end of the external resistor divider as shown in the left part of Figure 1-3.

When using an external resistor divider R33 may serve as a switched  $V_{LCD}$  output when VLCDEXT = 0. This allows the power to the resistor ladder to be turned off, eliminating current consumption when the LCD is not used. When VLCDEXT = 1, R33 serves as a  $V_{LCD}$  input.

6






Figure 1-3. Bias Generation

The internal bias generator supports 1/2 bias LCDs when LCD2B = 1, and 1/3 bias LCDs when LCD2B = 0 in 2-mux, 3-mux, and 4-mux modes. In static mode, the internal divider is disabled.

Some devices share the LCDCAP, R33, and R23 functions. In this case, the charge pump cannot be used together with an external resistor divider with 1/3 biasing. When R03 is not available externally, V5 is always  $V_{SS}$ .

### 1.2.5.3 LCD Contrast Control

The peak voltage of the output waveforms together with the selected mode and biasing determine the contrast and the contrast ratio of the LCD. The LCD contrast can be controlled in software by adjusting the LCD voltage generated by the integrated charge pump using the VLCDx settings.

7



#### LCD\_B Controller Operation

www.ti.com

The contrast ratio depends on the used LCD display and the selected biasing scheme. Table 1-1 shows the biasing configurations that apply to the different modes together with the RMS voltages for the segments turned on ( $V_{RMS,ON}$ ) and turned off ( $V_{RMS,OFF}$ ) as functions of  $V_{LCD}$ . It also shows the resulting contrast ratios between the on and off states.

Mode	Bias Config	LCDMx	LCD2B	COM Lines	Voltage Levels	V <sub>RMS,OFF</sub> / V <sub>LCD</sub>	$V_{\rm RMS,ON}/V_{\rm LCD}$	Contrast Ratio V <sub>RMS,ON</sub> / V <sub>RMS,OFF</sub>
Static	Static	0	Х	1	V1, V5	0	1	1/0
2-mux	1/2	1	1	2	V1, V3, V5	0.354	0.791	2.236
2-mux	1/3	1	0	2	V1, V2, V4, V5	0.333	0.745	2.236
3-mux	1/2	10	1	3	V1, V3, V5	0.408	0.707	1.732
3-mux	1/3	10	0	3	V1, V2, V4, V5	0.333	0.638	1.915
4-mux	1/2	11	1	4	V1, V3, V5	0.433	0.661	1.528
4-mux	1/3	11	0	4	V1, V2, V4, V5	0.333	0.577	1.732

### Table 1-1. LCD Voltage and Biasing Characteristics

A typical approach to determine the required V<sub>LCD</sub> is by equating V<sub>RMS,OFF</sub> with a defined LCD threshold voltage, typically when the LCD exhibits approximately 10% contrast (V<sub>th,10%</sub>): V<sub>RMS,OFF</sub> = V<sub>th,10%</sub>. Using the values for V<sub>RMS,OFF</sub>/V<sub>LCD</sub> provided in the table results in V<sub>LCD</sub> = V<sub>th,10%</sub>/(V<sub>RMS,OFF</sub>/V<sub>LCD</sub>). In the static mode, a suitable choice is V<sub>LCD</sub> greater or equal than 3 times V<sub>th,10%</sub>.

In 3-mux and 4-mux mode typically a 1/3 biasing is used but a 1/2 biasing scheme is also possible. The 1/2 bias reduces the contrast ratio but the advantage is a reduction of the required full-scale LCD voltage  $V_{LCD}$ .

# 1.2.6 LCD Outputs

Some LCD segment, common, and Rxx functions are multiplexed with digital I/O functions. These pins can function either as digital I/O or as LCD functions.

The LCD segment functions, when multiplexed with digital I/O, are selected using the LCDSx bits in the LCDBPCTLx registers. The LCDSx bits select the LCD function for each segment line. When LCDSx = 0, a multiplexed pin is set to digital I/O function. When LCDSx = 1, a multiplexed pin is selected as LCD function.

The pin functions for COMx and Rxx, when multiplexed with digital I/O, are selected as described in the port schematic section of the device-specific datasheet. The COM1 to COM3 pins are shared with segment lines. If these pins are required as COM pins due to the selected LCD multiplexing mode the COM functionality takes precedence over the segment function that can be selected for those pins with the LCDSx bits as for all other segment pins.

See the port schematic section of the device-specific data sheet for details on controlling the pin functionality.

### NOTE: LCDSx Bits Do Not Affect Dedicated LCD Segment Pins

The LCDSx bits only affect pins with multiplexed LCD segment functions and digital I/O functions. Dedicated LCD segment pins are not affected by the LCDSx bits.

# 1.2.7 LCD\_B Interrupts

The LCD\_B module has four interrupt sources available, each with independent enables and flags.

The four interrupt flags, namely LCDFRMIFG, LCDBLKOFFIFG, LCDBLKONIFG, and LCDNOCAPIFG, are prioritized and combined to source a single interrupt vector. The interrupt vector register LCDBIV is used to determine which flag requested an interrupt.



The highest priority enabled interrupt generates a number in the LCDBIV register (see register description). This number can be evaluated or added to the program counter to automatically enter the appropriate software routine. Disabled LCD\_B interrupts do not affect the LCDBIV value.

Any read access of the LCDBIV register automatically resets the highest pending interrupt flag. If another interrupt flag is set, another interrupt is immediately generated after servicing the initial interrupt. A write access to the LCDBIV register automatically resets all pending interrupt flags. In addition, all flags can be cleared via software.

The LCDNOCAPIFG indicates that no capacitor is present at the LCDCAP pin when the charge pump is enabled. Setting the LCDNOCAPIE bit enables the interrupt.

The LCDBLKONIFG is set at the BLKCLK edge synchronized to the frame boundaries that turns on the segments when blinking is enabled with LCDBLKMODx = 01 or 10. It is also set at the BLKCLK edge synchronized to the frame boundaries that selects the blinking memory as display memory when LCDBLKMODx = 11. It is automatically cleared when a LCD or blinking memory register is written. Setting the LCDBLKONIE bit enables the interrupt.

The LCDBLKOFFIFG is set at the BLKCLK edge synchronized to the frame boundaries that blanks the segments when blinking is enabled with LCDBLKMODx = 01 or 10. It is also set at the BLKCLK edge synchronized to the frame boundaries that selects the LCD memory as display memory when LCDBLKMODx = 11. It is automatically cleared when a LCD or blinking memory register is written. Setting the LCDBLKOFFIE bit enables the interrupt.

The LCDFRMIFG is set at a frame boundary. It is automatically cleared when a LCD or blinking memory register is written. Setting the LCDFRMIFGIE bit enables the interrupt.

### 1.2.7.1 LCDBIV Software Example

The following software example shows the recommended use of LCDBIV and the handling overhead. The LCDBIV value is added to the PC to automatically jump to the appropriate routine.

The numbers at the right margin show the necessary CPU cycles for each instruction. The software overhead for different interrupt sources includes interrupt latency and return-from-interrupt cycles but not the task handling itself.

; Interrupt handler for LCD_B interrupt flags.	
LCDB_HND ; Interrupt latency	6
ADD &LCDBIV,PC ; Add offset to Jump table	3
RETI ; Vector 0: No interrupt	5
JMP LCDNOCAP_HND ; Vector 2: LCDNOCAPIFG	2
JMP LCDBLKON_HND ; Vector 4: LCDBLKONIFG	2
JMP LCDBLKOFF_HND ; Vector 6: LCDBLKOFFIFG	2
LCDFRM_HND ; Vector 8: LCDFRMIFG	
; Task starts here	
RETI	5
LCDNOCAP_HND ; Vector 2: LCDNOCAPIFG	
; Task starts here	
RETI	5
LCDBLKON_HND ; Vector 4: LCDBLKONIFG	
; Task starts here	
RETI ; Back to main program	5
LCDBLKOFF_HND ; Vector 6: LCDBLKOFFIFG	
; Task starts here	
RETI ; Back to main program	5

9



### LCD\_B Controller Operation

### 1.2.8 Static Mode

In static mode, each MSP430 segment pin drives one LCD segment and one common line, COM0, is used. Figure 1-4 shows some example static waveforms.






Figure 1-5 shows an example static LCD, pinout, LCD-to-MSP430 connections, and the resulting segment mapping. This is only an example. Segment mapping in a user's application depends on the LCD pinout and on the MSP430-to-LCD connections.




Figure 1-5. Static LCD Example (MAB addresses need to be replaced with LCDMx)

Chapter Excerpt from SLAU208




#### LCD\_B Controller Operation

www.ti.com

#### 1.2.8.1 Static Mode Software Example ; All eight segments of a digit are often located in four ; display memory bytes with the static display method. ; a EQU 001h b EQU 010h c EQU 002h d EQU 020h e EOU 004h f EQU 040h g EQU 008h h EQU 080h ; The register content of Rx should be displayed. ; The Table represents the 'on'-segments according to the ; content of Rx. MOV.B Table (Rx), RY ; Load segment information ; into temporary memory. ; (Ry) = 0000 0000 hfdb geca MOV.B Ry,&LCDn ; Note: ; All bits of an LCD memory ; byte are written RRA Ry ; (Ry) = 0000 0000 0hfd bgec MOV.B Ry,&LCDn+1 ; Note: ; All bits of an LCD memory ; byte are written RRA Ry ; (Ry) = 0000 0000 00hf dbge MOV.B Ry,&LCDn+2 ; Note: ; All bits of an LCD memory ; byte are written RRA Ry ; (Ry) = 0000 0000 000h fdbgMOV.B Ry,&LCDn+3 ; Note: ; All bits of an LCD memory ; byte are written .....; Table DB a+b+c+d+e+f ; displays "0" DB b+c; ; displays "1" DB .....

# 1.2.9 2-Mux Mode

In 2-mux mode, each MSP430 segment pin drives two LCD segments and two common lines, COM0 and COM1, are used. Figure 1-6 shows some example 2-mux, 1/2 bias waveforms.







#### LCD\_B Controller Operation

Figure 1-7 shows an example 2-mux LCD, pinout, LCD-to-MSP430 connections, and the resulting segment mapping. This is only an example. Segment mapping in a user's application completely depends on the LCD pinout and on the MSP430-to-LCD connections.




Figure 1-7. 2-Mux LCD Example (MAB addresses need to be replaced with LCDMx)



```
1.2.9.1 2-Mux Mode Software Example
     ; All eight segments of a digit are often located in two
     ; display memory bytes with the 2-mux display rate ;
     a EQU 002h
     b EQU 020h
     c EQU 008h
     d EQU 004h
     e EQU 040h
     f EOU 001h
     g EQU 080h
    h EQU 010h
     ; The register content of Rx should be displayed.
     ; The Table represents the 'on'-segments according to the
     ; content of Rx. ;
     MOV.B Table(Rx), Ry ; Load segment information into
                         ; temporary memory.
       MOV.B Ry,&LCDn ; (Ry) = 0000 0000 gebh cdaf
                         ; Note:
                         ; All bits of an LCD memory byte
                         ; are written
       RRA Ry ; (Ry) = 0000 0000 0geb hcda
       RRA Ry ; (Ry) = 0000 0000 00ge bhcd
       MOV.B Ry,&LCDn+1 ; Note:
                       ; All bits of an LCD memory byte
                       ; are written
       Table
       DB a+b+c+d+e+f ; displays "0"
       . . . . . . . . . . .
       DB a+b+c+d+e+f+q ; displays "8"
       DB .....;
```



#### LCD\_B Controller Operation

### 1.2.10 3-Mux Mode

In 3-mux mode, each MSP430 segment pin drives three LCD segments and three common lines (COM0, COM1, and COM2) are used. Figure 1-8 shows some example 3-mux, 1/3 bias waveforms.





Figure 1-8. Example 3-Mux Waveforms



Figure 1-9 shows an example 3-mux LCD, pinout, LCD-to-MSP430 connections, and the resulting segment mapping. This is only an example. Segment mapping in a user's application depends on the LCD pinout and on the MSP430-to-LCD connections.



Pinout and Connections

#### **Display Memory**




Figure 1-9. 3-Mux LCD Example (MAB addresses need to be replaced with LCDMx)

Chapter Excerpt from SLAU208




LCD\_B Controller Operation

www.ti.com

```
1.2.10.1 3-Mux Mode Software Example
     ; The 3-mux rate can support nine segments for each
     ; digit. The nine segments of a digit are located in
     ; 1 1/2 display memory bytes.
     a EQU 0040h
     b EQU 0400h
     c EQU 0200h
     d EOU 0010h
     e EQU 0001h
     f EQU 0002h
     q EOU 0020h
     h EQU 0100h
     Y EQU 0004h
     ; The LSDigit of register Rx should be displayed.
     ; The Table represents the 'on'-segments according to the
     ; LSDigit of register of Rx.
     ; The register Ry is used for temporary memory
     ODDDIG
        RLA Rx ; LCD in 3-mux has 9 segments per
                   ; digit
                   ; word table required for
                    ; displayed characters.
        MOV Table(Rx), Ry ; Load segment information to
                         ; temporary mem.
                         ; (Ry) = 0000 Obch Oagd Oyfe
        MOV.B Ry,&LCDn ; write 'a, g, d, y, f, e' of
                       ; Digit n (LowByte)
        SWPB Ry ; (Ry) = 0agd 0yfe 0000 0bch
        BIC.B #07h,&LCDn+1 ; write 'b, c, h' of Digit n
                           ; (HighByte)
        BIS.B Ry,&LCDn+1
        . . . . .
     EVNDIG
        RLA Rx ; LCD in 3-mux has 9 segments per
               ; digit
               ; word table required for
               ; displayed characters.
        MOV Table(Rx), Ry ; Load segment information to
                          ; temporary mem.
                          ; (Ry) = 0000 Obch 0agd 0yfe
        RLA Ry ; (Ry) = 0000 bch0 agd0 yfe0
        RLA Ry ; (Ry) = 000b ch0a qd0y fe00
        RLA Ry ; (Ry) = 00bc h0ag d0yf e000
        RLA Ry ; (Ry) = 0bch 0agd 0yfe 0000
        BIC.B #070h,&LCDn+1
        BIS.B Ry,&LCDn+1 ; write 'y, f, e' of Digit n+1
                         ; (LowByte)
        SWPB Ry ; (Ry) = 0yfe 0000 0bch 0agd
        MOV.B Ry,&LCDn+2 ; write 'b, c, h, a, g, d' of
                         ; Digit n+1 (HighByte)
        . . . . . . . . . . .
     Table
        DW a+b+c+d+e+f ; displays "0"
        DW b+c
                        ; displays "1"
     DW a+e+f+g ; displays "F"
```

### 1.2.11 4-Mux Mode

In 4-mux mode, each MSP430 segment pin drives four LCD segments and all four common lines (COM0, COM1, COM2, and COM3) are used. Figure 1-10 shows some example 4-mux, 1/3 bias waveforms.






#### LCD\_B Controller Operation

Figure 1-11 shows an example 4-mux LCD, pinout, LCD-to-MSP430 connections, and the resulting segment mapping. This is only an example. Segment mapping in a user's application depends on the LCD pinout and on the MSP430-to-LCD connections.

**Display Memory** 



Pinout and Connections




Figure 1-11. 4-Mux LCD Example (MAB addresses need to be replaced with LCDMx)



```
1.2.11.1 4-Mux Mode Software Example
     ; The 4-mux rate supports eight segments for each digit.
     ; All eight segments of a digit can often be located in
     ; one display memory byte
     a EQU 080h
     b EQU 040h
     c EQU 020h
     d EQU 001h
     e EQU 002h
     f EQU 008h
     g EQU 004h
    h EQU 010h
     ;
     ; The LSDigit of register Rx should be displayed.
     ; The Table represents the 'on'-segments according to the
     ; content of Rx.
     ;
       MOV.B Table(Rx), &LCDn ; n = 1 .... 15
                            ; all eight segments are
                            ; written to the display
                            ; memory
     Table
       DB a+b+c+d+e+f ; displays "0"
       DB b+c
                     ; displays "1"
     DB b+c+d+e+g ; displays "d"
       DB a+d+e+f+g ; displays "E"
       DB a+e+f+g ; displays "F"
```



LCD\_B Registers

www.ti.com

# 1.3 LCD\_B Registers

The LCD\_B registers are listed in Table 1-2 to Table 1-4. The LCD memory and blinking memory registers can also be accessed as word.

Offset	Acronym	Register Name	Туре	Reset	Section
000h	LCDBCTL0	LCD_B control register 0	Read/write	0000h	Section 1.3.1
002h	LCDBCTL1	LCD_B control register 1	Read/write	0000h	Section 1.3.2
004h	LCDBBLKCTL	LCD_B blinking control register	Read/write	0000h	Section 1.3.3
006h	LCDBMEMCTL	LCD_B memory control register	Read/write	0000h	Section 1.3.4
008h	LCDBVCTL	LCD_B voltage control register	Read/write	0000h	Section 1.3.5
00Ah	LCDBPCTL0	LCD_B port control 0	Read/write	0000h	Section 1.3.6
00Ch	LCDBPCTL1	LCD_B port control 1	Read/write	0000h	Section 1.3.7
00Eh	LCDBPCTL2	LCD_B port control 2 (≥128 segments)	Read/write	0000h	Section 1.3.8
010h	LCDBPCTL3	LCD_B port control 3 (192 segments)	Read/write	0000h	Section 1.3.9
012h	LCDBCPCTL	LCD_B charge pump control	Read/write	0000h	Section 1.3.10
014h		Reserved			
016h		Reserved			
018h		Reserved			
01Ah		Reserved			
01Ch		Reserved			
01Eh	LCDBIV	LCD_B interrupt vector	Read/write	0000h	Section 1.3.11

### Table 1-2. LCD\_B Registers



Offset	Acronym	Register Name	Туре	Reset
020h	LCDM1	LCD memory 1 (S1/S0)	Read/write	Unchanged
021h	LCDM2	LCD memory 2 (S3/S2)	Read/write	Unchanged
022h	LCDM3	LCD memory 3 (S5/S4)	Read/write	Unchanged
023h	LCDM4	LCD memory 4 (S7/S6)	Read/write	Unchanged
024h	LCDM5	LCD memory 5 (S9/S8)	Read/write	Unchanged
025h	LCDM6	LCD memory 6 (S11/S10)	Read/write	Unchanged
026h	LCDM7	LCD memory 7 (S13/S12)	Read/write	Unchanged
027h	LCDM8	LCD memory 8 (S15/S14)	Read/write	Unchanged
028h	LCDM9	LCD memory 9 (S17/S16)	Read/write	Unchanged
029h	LCDM10	LCD memory 10 (S19/S18)	Read/write	Unchanged
02Ah	LCDM11	LCD memory 11 (S21/S20)	Read/write	Unchanged
02Bh	LCDM12	LCD memory 12 (S23/S22)	Read/write	Unchanged
02Ch	LCDM13	LCD memory 13 (S25/S24)	Read/write	Unchanged
02Dh	LCDM14	LCD memory 14 (S27/S26)	Read/write	Unchanged
02Eh	LCDM15	LCD memory 15 (S29/S28, ≥128 segments)	Read/write	Unchanged
02Fh	LCDM16	LCD memory 16 (S31/S30, ≥128 segments)	Read/write	Unchanged
030h	LCDM17	LCD memory 17 (S33/S32, ≥128 segments)	Read/write	Unchanged
031h	LCDM18	LCD memory 18 (S35/S34, ≥128 segments)	Read/write	Unchanged
032h	LCDM19	LCD memory 19 (S37/S36, ≥160 segments)	Read/write	Unchanged
033h	LCDM20	LCD memory 20 (S39/S38, ≥160 segments)	Read/write	Unchanged
034h	LCDM21	LCD memory 21 (S41/S40, ≥160 segments)	Read/write	Unchanged
035h	LCDM22	LCD memory 22 (S43/S42, ≥160 segments)	Read/write	Unchanged
036h	LCDM23	LCD memory 23 (S45/S44, 192 segments)	Read/write	Unchanged
037h	LCDM24	LCD memory 24 (S47/S46, 192 segments)	Read/write	Unchanged
038h	LCDM25	LCD memory 25 (S49/S48, 192 segments)	Read/write	Unchanged
039h	LCDM26	LCD memory 26 (S50, 192 segments)	Read/write	Unchanged
03Ah		Reserved	Read/write	Unchanged
03Bh		Reserved	Read/write	Unchanged
03Ch		Reserved	Read/write	Unchanged
03Dh		Reserved	Read/write	Unchanged
03Eh		Reserved	Read/write	Unchanged
03Fh		Reserved	Read/write	Unchanged

<sup>(1)</sup> The LCD memory registers can also be accessed as word.



### LCD\_B Registers

# Table 1-4. LCD\_B Blinking Memory Registers<sup>(1)</sup>

Offset	Acronym	Register Name	Туре	Reset
040h	LCDBM1	LCD blinking memory 1	Read/write	Unchanged
041h	LCDBM2	LCD blinking memory 2	Read/write	Unchanged
042h	LCDBM3	LCD blinking memory 3	Read/write	Unchanged
043h	LCDBM4	LCD blinking memory 4	Read/write	Unchanged
044h	LCDBM5	LCD blinking memory 5	Read/write	Unchanged
045h	LCDBM6	LCD blinking memory 6	Read/write	Unchanged
046h	LCDBM7	LCD blinking memory 7	Read/write	Unchanged
047h	LCDBM8	LCD blinking memory 8	Read/write	Unchanged
048h	LCDBM9	LCD blinking memory 9	Read/write	Unchanged
049h	LCDBM10	LCD blinking memory 10	Read/write	Unchanged
04Ah	LCDBM11	LCD blinking memory 11	Read/write	Unchanged
04Bh	LCDBM12	LCD blinking memory 12	Read/write	Unchanged
04Ch	LCDBM13	LCD blinking memory 13	Read/write	Unchanged
04Dh	LCDBM14	LCD blinking memory 14	Read/write	Unchanged
04Eh	LCDBM15	LCD blinking memory 15 (≥128 segments)	Read/write	Unchanged
04Fh	LCDBM16	LCD blinking memory 16 (≥128 segments)	Read/write	Unchanged
)50h	LCDBM17	LCD blinking memory 17 (≥128 segments)	Read/write	Unchanged
)51h	LCDBM18	LCD blinking memory 18 (≥128 segments)	Read/write	Unchanged
)52h	LCDBM19	LCD blinking memory 19 (≥160 segments)	Read/write	Unchanged
)53h	LCDBM20	LCD blinking memory 20 (≥160 segments)	Read/write	Unchanged
)54h	LCDBM21	LCD blinking memory 21 (≥160 segments)	Read/write	Unchanged
)55h	LCDBM22	LCD blinking memory 22 (≥160 segments)	Read/write	Unchanged
056h	LCDBM23	LCD blinking memory 23 (190 segments)	Read/write	Unchanged
)57h	LCDBM24	LCD blinking memory 24 (190 segments)	Read/write	Unchanged
)58h	LCDBM25	LCD blinking memory 25 (190 segments)	Read/write	Unchanged
059h	LCDBM26	LCD blinking memory 26 (190 segments)	Read/write	Unchanged
05Ah		Reserved	Read/write	Unchanged
)5Bh		Reserved	Read/write	Unchanged
)5Ch		Reserved	Read/write	Unchanged
)5Dh		Reserved	Read/write	Unchanged
05Eh		Reserved	Read/write	Unchanged
05Fh		Reserved	Read/write	Unchanged

<sup>(1)</sup> The LCD blinking memory registers can also be accessed as word.

# 1.3.1 LCDBCTL0 Register

LCD\_B Control Register 0

15	14	13	12	11	10	9	8
		LCDDIVx				LCDPREx	
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0
7	6	5	4	3	2	1	0
LCDSSEL	Res	erved	LCD	MXx	LCDSON	Reserved	LCDON
rw-0	rO	rO	rw-0	rw-0	rw-0	rO	rw-0

### Table 1-5. LCDBCTL0 Register Description

Bit	Field	Туре	Reset	Description
15-11	LCDDIVx	RW	Oh	LCD frequency divider. Together with LCDPREx the LCD frequency $f_{LCD}$ is calculated as $f_{LCD} = f_{ACLK/VLO} / [(LCDDIVx + 1) \times 2^{LCDPREx}]$ . Settings for this bit should be changed only while LCDON = 0. 00000b = Divide by 1 00001b = Divide by 2 : 11110b = Divide by 31 11111b = Divide by 32
10-8	LCDPREx	RW	Oh	LCD frequency pre-scaler. Together with LCDDIVx the LCD frequency $f_{LCD}$ is calculated as $f_{LCD} = f_{ACLKVLO} / [(LCDDIVx + 1) \times 2^{LCDPREx}]$ . Settings for this bit should be changed only while LCDON = 0. 000b = Divide by 1 001b = Divide by 2 010b = Divide by 4 011b = Divide by 8 100b = Divide by 16 101b = Divide by 32 110b = Reserved - Defaults to divide by 32 111b = Reserved - Defaults to divide by 32
7	LCDSSEL	RW	0h	Clock source select for LCD and blinking frequency Settings for this bit should be changed only while LCDON = 0. 0b = ACLK (30 kHz to 40 kHz) 1b = VLOCLK
6-5	Reserved	R	0h	Reserved. Always reads as 0.
4-3	LCDMXx	RW	0h	LCD mux rate. These bits select the LCD mode. Settings for this bit should be changed only while LCDON = 0. 00b = Static 01b = 2-mux 10b = 3-mux 11b = 4-mux
2	LCDSON	RW	0h	<ul> <li>LCD segments on. This bit supports flashing LCD applications by turning off all segment lines, while leaving the LCD timing generator and R33 enabled.</li> <li>0b = All LCD segments are off.</li> <li>1b = All LCD segments are enabled and on or off according to their corresponding memory location.</li> </ul>
1	Reserved	R	0h	Reserved. Always reads as 0.
0	LCDON	RW	0h	LCD on. This bit turns the LCD_B module on or off. 0b = LCD_B module off 1b = LCD_B module on



LCD\_B Registers

# 1.3.2 LCDBCTL1 Register

LCD\_B Control Register 1

			0		0		
15	14	13	12	11	10	9	8
	Rese	rved		LCDNOCAPIE	LCDBLKONIE	LCDBLKOFFIE	LCDFRMIE
rO	rO	rO	rO	rw-0	rw-0	rw-0	rw-0
7	6	5	4	3	2	1	0
	Rese	rved		LCDNOCAPIFG	LCDBLKONIFG	LCDBLKOFFIFG	LCDFRMIFG
rO	rO	rO	rO	rw-0	rw-0	rw-0	rw-0

Bit	Field	Туре	Reset	Description
15-12	Reserved	R	0h	Reserved. Always reads as 0.
11	LCDNOCAPIE	RW	Oh	No capacitance connected interrupt enable 0b = Interrupt disabled 1b = Interrupt enabled
10	LCDBLKONIE	RW	Oh	LCD blinking interrupt enable, segments switched on 0b = Interrupt disabled 1b = Interrupt enabled
9	LCDBLKOFFIE	RW	Oh	LCD blinking interrupt enable, segments switched off 0b = Interrupt disabled 1b = Interrupt enabled
8	LCDFRMIE	RW	Oh	LCD frame interrupt enable 0b = Interrupt disabled 1b = Interrupt enabled
7-4	Reserved	R	0h	Reserved. Always reads as 0.
3	LCDNOCAPIFG	RW	Oh	No capacitance connected interrupt flag. Set when charge pump is enabled but no capacitance is connected to LCDCAP pin. 0b = No interrupt pending 1b = Interrupt pending
2	LCDBLKONIFG	RW	Oh	LCD blinking interrupt flag, segments switched on. Automatically cleared when data is written into a memory register. 0b = No interrupt pending 1b = Interrupt pending
1	LCDBLKOFFIFG	RW	Oh	LCD blinking interrupt flag, segments switched off. Automatically cleared when data is written into a memory register. 0b = No interrupt pending 1b = Interrupt pending
0	LCDFRMIFG	RW	Oh	LCD frame interrupt flag. Automatically cleared when data is written into a memory register. 0b = No interrupt pending 1b = Interrupt pending

# Table 1-6. LCDBCTL1 Register Description

# 1.3.3 LCDBBLKCTL Register

LCD\_B Blink Control Register

Figure 1-14. LCDBBLKCTL Register										
15	14	13	12	11	10	9	8			
	Reserved									
rO	rO	rO	rO	rO	rO	rO	rO			
7	6	5	4	3	2	1	0			
LCDBLKDIVx			LCDBLKPREx			LCDBL	KMODx			
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0			

Bit	Field	Туре	Reset	Description
15-8	Reserved	R	0h	Reserved. Always reads as 0.
7-5	LCDBLKDIVx	RW	0h	Clock divider for blinking frequency. Together with LCDBLKPREx, the blinking frequency $f_{BLINK}$ is calculated as $f_{BLINK} = f_{ACLK/VLO} / [(LCDBLKDIVx + 1) \times 2^{9+LCDBLKPREx})].$
				Settings for this bit should be changed only while LCDBLKMODx = 00.
				000b = Divide by 1
				001b = Divide by 2
				010b = Divide by 3
				011b = Divide by 4
				100b = Divide by 5
				101b = Divide by 6
				110b = Divide by 7
				111b = Divide by 8
4-2	LCDBLKPREx	RW         0h         Clock pre-scaler for blinking frequency. To frequency f <sub>BLINK</sub> is calculated as f <sub>BLINK</sub> = f <sub>ACL</sub> 2 <sup>9+LCDBLKPREx</sup> )		Clock pre-scaler for blinking frequency. Together with LCDBLKDIVx, the blinking frequency $f_{BLINK}$ is calculated as $f_{BLINK} = f_{ACLK/VLO} / ((LCDBLKDIVx + 1) \times 2^{9+LCDBLKPREx})$ .
				Settings for this bit should be changed only while LCDBLKMODx = 00.
				000b = Divide by 512
				001b = Divide by 1024
				010b = Divide by 2048
				011b = Divide by 4096
				100b = Divide by 8162
				101b = Divide by 16384
				110b = Divide by 32768
				111b = Divide by 65536
1-0	LCDBLKMODx	RW	0h	Blinking mode
				00b = Blinking disabled
				01b = Blinking of individual segments as enabled in blinking memory register LCDBMx
				10b = Blinking of all segments
				11b = Switching between display contents as stored in LCDMx and LCDBMx memory registers.

### Table 1-7. LCDBBLKCTL Register Description



LCD\_B Registers

www.ti.com

# 1.3.4 LCDBMEMCTL Register

LCD\_B Memory Control Register

	Figure 1-15. LCDBMEMCTL Register										
15	14	13	12	11	10	9	8				
	Reserved										
rO	rO	rO	rO	rO	rO	rO	rO				
7	6	5	4	3	2	1	0				
		Reserved	LCDCLRBM	LCDCLRM	LCDDISP						
rO	rO	rO	rO	rO	rw-0	rw-0	rw-0				

# Table 1-8. LCDBMEMCTL Register Description

Bit	Field	Туре	Reset	Description
15-3	Reserved	R	0h	Reserved. Always reads as 0.
2	LCDCLRBM	RW	0h	Clear LCD blinking memory
				Clears all blinking memory registers LCDBMx. The bit is automatically reset when the blinking memory is cleared.
				0b = Contents of blinking memory registers LCDBMx remain unchanged
				1b = Clear content of all blinking memory registers LCDBMx
1	LCDCLRM	RW	0h	Clear LCD memory
				Clears all LCD memory registers LCDMx. The bit is automatically reset when the LCD memory is cleared.
				0b = Contents of LCD memory registers LCDMx remain unchanged
				1b = Clear content of all LCD memory registers LCDMx
0	LCDDISP	RW	0h	Select LCD memory registers for display
				The bit is cleared in LCDBLKMODx = 01 and LCDBLKMODx = 10 and cannot be changed by software.
				When LCDBLKMODx = 11, this bit reflects the currently displayed memory but cannot be changed by software. When returning to LCDBLKMODx = 00 the bit is cleared.
				0b = Display content of LCD memory registers LCDMx
				1b = Display content of LCD blinking memory registers LCDBMx

# 1.3.5 LCDBVCTL Register

LCD\_B Voltage Control Register

Figure	1-16.	LCDBVCTL	Register
--------	-------	----------	----------

15	14	13	12	11	10	9	8
	Reserved			Reserved			
rO	rO	rO	rw-0	rw-0	rw-0	rw-0	rO
7	6	5	4	3	2	1	0
LCDREXT	R03EXT LCDEXTBIAS		VLCDEXT LCDCPEN		VLCD	LCD2B	
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

Bit	Field	Туре	Reset	Description
15-13	Reserved	R	0h	Reserved. Always reads as 0.
15-13				
				$1011b = V_{LCD} = 2.67 \times V_{REF}$ $1100b = V_{LCD} = 2.72 \times V_{REF}$ $1101b = V_{LCD} = 2.77 \times V_{REF}$ $1110b = V_{LCD} = 2.82 \times V_{REF}$ $1111b = V_{LCD} = 2.87 \times V_{REF}$
8	Reserved	R	0h	Reserved. Always reads as 0.

# Table 1-9. LCDBVCTL Register Description



LCD\_B Registers

www.ti.com

Bit	Field	Туре	Reset	Description
7	LCDREXT	RW	0h	V2 to V4 voltage on external Rx3 pins. This bit selects the external connections for voltages V2 to V4 with internal bias generation (LCDEXTBIAS = 0). The bit is don't care if external biasing is selected (LCDEXTBIAS = 1). Settings for this bit should be changed only while LCDON = 0. Ob = Internally generated V2 to V4 are not switched to pins (LCDEXTBIAS = 0). 1b = Internally generated V2 to V4 are switched to pins (LCDEXTBIAS = 0).
6	R03EXT	RW	Oh	V5 voltage select. This bit selects the external connection for the lowest LCD voltage. R03EXT is ignored if there is no R03 pin available. Settings for this bit should be changed only while LCDON = 0. $0b = V5$ is $V_{SS}$ 1b = V5 is sourced from the R03 pin
5	LCDEXTBIAS	RW	Oh	V2 to V4 voltage select. This bit selects the generation for voltages V2 to V4. Settings for this bit should be changed only while LCDON = 0. 0b = V2 to V4 are generated internally. 1b = V2 to V4 are sourced externally and the internal bias generator is switched off.
4	VLCDEXT	RW	Oh	$V_{LCD}$ source select Settings for this bit should be changed only while LCDON = 0. Ob = $V_{LCD}$ is generated internally. 1b = $V_{LCD}$ is sourced externally.
3	LCDCPEN	RW	Oh	Charge pump enable 0b = Charge pump disabled 1b = Charge pump enabled when VLCD is generated internally (VLCDEXT = 0) and VLCDx > 0 or VLCDREFx > 0.
2-1	VLCDREFx	RW	Oh	Charge pump reference select If LCDEXTBIAS = 1 or LCDREXT = 1 settings 01, 10 and 11 are not supported. Internal reference voltage used instead. Settings for this bit should be changed only while LCDON = 0. 00b = Internal reference voltage 01b = External reference voltage 10b = Internal reference voltage switched to external pin LCDREF/R13. 11b = Reserved. Defaults to external reference voltage.
0	LCD2B	RW	Oh	Bias select. LCD2B is ignored when LCDMx = 00. 0b = 1/3 bias 1b = 1/2 bias

# 1.3.6 LCDBPCTL0 Register

LCD\_B Port Control Register 0

Figure 1-17. LCDBPCTL0 Register											
15	14	13	12	11	10	9	8				
LCDS15	LCDS14	LCDS13	LCDS12	LCDS11	LCDS10	LCDS9	LCDS8				
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0				
7	6	5	4	3	2	1	0				
LCDS7	LCDS6	LCDS5	LCDS4	LCDS3	LCDS2	LCDS1	LCDS0				
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0				

### Table 1-10. LCDBPCTL0 Register Description

Bit	Field	Туре	Reset	Description
15-0	LCDSx	RW	Oh	LCD segment line x enable This bit affects only pins with multiplexed functions. Dedicated LCD pins are always LCD function. 0b = Multiplexed pins are port functions. 1b = Pins are LCD functions.

# 1.3.7 LCDBPCTL1 Register

LCD\_B Port Control Register 1

### Figure 1-18. LCDBPCTL1 Register

			•		•		
15	14	13	12	11	10	9	8
LCDS31	LCDS30	LCDS29	LCDS28	LCDS27	LCDS26	LCDS25	LCDS24
rw-0							
7	6	5	4	3	2	1	0
LCDS23	LCDS22	LCDS21	LCDS20	LCDS19	LCDS18	LCDS17	LCDS16
rw-0							

### Table 1-11. LCDBPCTL1 Register Description

Bit	Field	Туре	Reset	Description
15-0	LCDSx	RW	Oh	LCD segment line x enable LCDS27 to LCDS31 are reserved on devices supporting a maximum of 96 segments. This bit affects only pins with multiplexed functions. Dedicated LCD pins are always LCD function. 0b = Multiplexed pins are port functions. 1b = Pins are LCD functions.



LCD\_B Registers

www.ti.com

# 1.3.8 LCDBPCTL2 Register

LCD\_B Port Control Register 2 (≥ 128 Segments)

			Figure 1-19. L	CDBPCTL2 R	egister		
15	14	13	12	11	10	9	8
LCDS47	LCDS46	LCDS45	LCDS44	LCDS43	LCDS42	LCDS41	LCDS40
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0
7	6	5	4	3	2	1	0
LCDS39	LCDS38	LCDS37	LCDS36	LCDS35	LCDS34	LCDS33	LCDS32
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

### Table 1-12. LCDBPCTL2 Register Description

Bit	Field	Туре	Reset	Description
15-0	LCDSx	RW	0h         LCD segment line x enable           LCDS35 to LCDS47 are reserved on devices supporting a maximur segments.           LCDS43 to LCDS47 are reserved on devices supporting a maximur segments.	
				This bit affects only pins with multiplexed functions. Dedicated LCD pins are always LCD function. 0b = Multiplexed pins are port functions. 1b = Pins are LCD functions.

# 1.3.9 LCDBPCTL3 Register

LCD\_B Port Control Register 2 (192 Segments)

### Figure 1-20. LCDBPCTL3 Register

			•		•		
15	14	13	12	11	10	9	8
			Rese	erved			
rO	rO	rO	rO	rO	rO	rO	rO
7	6	5	4	3	2	1	0
		Reserved			LCDS50	LCDS49	LCDS48
rO	rO	rO	rO	rO	rw-0	rw-0	rw-0

### Table 1-13. LCDBPCTL3 Register Description

Bit	Field	Туре	Reset	Description
15-3	Reserved	R	0h	Reserved. Always reads as 0.
2-0	LCDSx	RW	0h	LCD segment line x enable
				This bit affects only pins with multiplexed functions. Dedicated LCD pins are always LCD function.
				NOTE: Settings for LCDSx should be changed only while LCDON = 0.
				0b = Multiplexed pins are port functions.
				1b = Pins are LCD functions.

# 1.3.10 LCDBCPCTL Register

LCD\_B Charge Pump Control Register

Figure 1-21.	LCDBCPCTL	Register
--------------	-----------	----------

15	14	13	12	11	10	9	8
			Rese	erved			
rO							
7	6	5	4	3	2	1	0
LCDCPDIS7	LCDCPDIS6	LCDCPDIS5	LCDCPDIS4	LCDCPDIS3	LCDCPDIS2	LCDCPDIS1	LCDCPDIS0
rw-0							

# Table 1-14. LCDBCPCTL Register Description

Bit	Field	Туре	Reset	Description
15-8	Reserved	R	0h	Reserved. Always reads as 0.
7	LCDCPDIS7	RW	0h	Reserved
6	LCDCPDIS6	RW	0h	Reserved
5	LCDCPDIS5	RW	0h	Reserved
4	LCDCPDIS4	RW	0h	Reserved
3	LCDCPDIS3	RW	0h	Reserved
2	LCDCPDIS2	RW	0h	LCD charge pump disable during ADC12 conversion 0b = LCD charge pump not automatically disabled during conversion. 1b = LCD charge pump automatically disabled during conversion.
1	LCDCPDIS1	RW	0h	Reserved
0	LCDCPDIS0	RW	0h	Reserved



LCD\_B Registers

# 1.3.11 LCDBIV Register

LCD\_B Interrupt Vector Register

			Figure 1-22	. LCDBIV Reg	ister		
15	14	13	12	11	10	9	8
			LCD	BIVx			
rO	rO	rO	rO	rO	rO	rO	rO
7	6	5	4	3	2	1	0
			LCD	BIVx			
rO	rO	rO	rO	rO	rO	rO	rO

# Table 1-15. LCDBIV Register Description

Bit	Field	Туре	Reset	Description
15-0	LCDBIVx	R	0h	LCD_B interrupt vector value
				00h = No interrupt pending
				02h = Interrupt Source: No capacitor connected; Interrupt Flag: LCDNOCAPIFG; Interrupt Priority: Highest
				04h = Interrupt Source: Blink, segments off; Interrupt Flag: LCDBLKOFFIFG
				06h = Interrupt Source: Blink, segments on; Interrupt Flag: LCDBLKONIFG
				08h = Interrupt Source: Frame interrupt; Interrupt Flag: LCDFRMIFG; Interrupt Priority: Lowest

#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated