

## Power Supply Design Seminar

Tips, tricks and advanced applications of linear regulators

Author Stephen Ziel

## Agenda

- Linear regulator (LDO) overview
- LDO tips and tricks:
  - $\circ$  Noise
  - Power-supply rejection ratio (PSRR)
  - Thermal performance
  - Transient performance near dropout
- Advanced LDO applications:
  - Parallel LDOs using ballast resistors
  - Constant current regulation
  - Multiple-input single-output (MISO) LDOs



# LDOs vs. switching converters

- Power converter types:
  - Switching converters: switches are either on or turned off
  - LDO: pass element is always on
- LDO
  - $\circ$  Pros: cheap, simple, quiet
  - o Cons: efficiency, temperature

Efficiency 
$$(\eta) = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times (I_{OUT} + I_Q)}$$







## What is the structure of an LDO?



Key LDO characteristics:

- Dropout voltage (V<sub>DO</sub>)
- Power dissipation (P<sub>D</sub>) and relationship to temperature rise of the LDO
- Noise
  - Intrinsic noise (e<sub>n</sub>) is dominated by the noise of the internal reference and error amplifier
  - PSRR measures how much noise from the input couples into the output through the LDO
  - Quiescent current (I<sub>Q</sub>)
  - Stability
  - Turnon time

#### **Noise fundamentals**

- LDO noise measurements:
  - $_{\odot}$  Noise spectral density (µV/ $\sqrt{Hz}$ )
  - Total (integrated) output noise (µV<sub>RMS</sub>)
     An industry standard to compare different LDOs against one another
- Integrated output noise is typically measured from 10 Hz to 100 kHz
  - 100 Hz to 100 kHz was also sometimes used in the past
  - For accurate noise comparison, be sure the measurements are using the same frequency range





#### What conditions do not affect intrinsic noise



Input voltage ( $\Delta V_{IN}$ )





Texas Instruments

#### What conditions affect intrinsic noise



 $V_{\text{OUT}}$  has no effect when placing an LDO in unity gain feedback









#### What conditions affect intrinsic noise



 $C_{\mbox{\scriptsize FF}}$  has no effect when placing an LDO in unity gain feedback





- C<sub>FF</sub> creates a short across R<sub>TOP</sub> in the midband frequency
- The error amplifier operates closer to unity gain feedback within the mid-band frequency range



#### What conditions affect intrinsic noise



- The NR capacitor and internal NR resistor form a low-pass filter
- This low-pass filter removes noise from the reference voltage before the error amplifier

#### **PSRR**

PSRR represents the ability of the LDO to filter inputvoltage changes

$$PSRR = 20 \times \log\left(\frac{V_{IN(AC)}}{V_{OUT(AC)}}\right)$$

Region 1: PSRR of the reference and the resistorcapacitor filter

Region 2: Open-loop gain of the error amplifier Region 3: Parasitic capacitance of the field-effect transistor and the output capacitor and associated parasitic (capacitive divider)

- The smaller the parasitic capacitor, the less the  $V_{\rm IN}$  AC-couples to  $V_{\rm OUT}$
- The larger the C<sub>OUT</sub>, the more noise shunted to GND
- Associated equivalent series inductance (ESL) can also impact PSRR performance





#### What conditions do not affect PSRR







- When the pass field-effect transistor (FET) is in the saturation region, you can maintain the necessary gain (large  $V_{DS}$ )
- When the pass FET enters the linear region, you cannot maintain the necessary gain (small V<sub>DS</sub>)





 As the load increases, at some point the pass FET will enter the metal-oxide semiconductor triode region and the gain of the pass FET will be degraded for the same V<sub>DS</sub>



NR capacitor ( $\Delta C_{NR}$ )





- The PSRR of  $V_{\text{REF}}$  itself affects the PSRR of the LDO
- Adding a low-pass filter increases the PSRR of  $V_{\text{REF}}$





 $C_{\mbox{\scriptsize FF}}$  has no effect when placing an LDO in unity gain feedback





- At higher frequencies, feedback and  $V_{OUT}$  are effectively shorted by  $C_{FF}$ , which prevents the gain of the error amplifier from increasing the reference noise



## **JEDEC** thermal metrics

- TI LDO thermal metrics are modeled using the Joint Electron Device Engineering Council (JEDEC) high-K board in order to easily compare devices
- The most common thermal characteristic is the junction-to-ambient ( $\theta_{JA}$ ) thermal resistance
- θ<sub>JA</sub> is a measure of the thermal performance of an integrated circuit (IC) mounted on a printed circuit board (PCB)

#### JEDEC high-k board



Texas Instruments

# **θ**<sub>JA</sub>: Understanding usage and limitations

- It is possible to reduce the  $\theta_{JA}$  **25% to 50%** through good layout practices
- Good layout practices:
  - Maximize the number of thermal vias within the thermal pad to transfer heat away from the LDO
  - $\circ\,$  Maximize the PCB copper around the device

$$\begin{split} P_{D} &= (V_{IN} - V_{OUT}) \times \left(I_{OUT} + I_{Q}\right) \\ P_{D} &\cong (V_{IN} - V_{OUT}) \times I_{OUT} \\ T_{J} &= T_{A} + \left(\theta_{JA} \times P_{D}\right) \end{split}$$





# Using $\Psi_{JB}$ and $\Psi_{JT}$ in-application

• JEDEC has defined  $\Psi_{JB}$  and  $\Psi_{JT}$  thermal metrics to provide a more accurate way to estimate the junction temperature from the **measured case temperature** (T<sub>C</sub>) on a PCB

$$T_J = T_C + \Psi_{JT} \times P_D$$
  
 $T_J = 59^{\circ}C + 4.5^{\circ}C/_W \times 1 W = 63.5^{\circ}C$ 

 $\Psi_{\rm JT}\,{\rm AND}\,\Psi_{\rm JB}\,{\rm VERSUS}\,{\rm PCB}\,{\rm SIZE}$ 







#### **Transient performance near dropout**

- Transient performance is typically characterized with more headroom voltage than the dropout specification
- An LDO enters dropout when it can no longer regulate the output voltage

   Dropout is a DC specification
- The dropout of the TPS7A14 is typically 45 mV at 1 A (25°C)





# **Parallel LDOs**

- Benefits:
  - Increased load current
  - Reduced noise (√n)
  - Improved PSRR for a given load current
  - $\circ\,$  Improved thermal spreading
  - Reduced headroom requirement (dropout)
  - $\circ~$  Reduced volume over other converters: C\_{\rm OUT} typically drives the maximum system height
- You must use a ballast resistor to connect each LDO's output together
  - $\circ~$  Direct  $V_{OUT}$  connection: Small differences in  $V_{OUT}$  will result in one LDO turning on and trying to carry the load while the rest are turned off





#### **Parallel LDOs: Fundamental equations and analysis**





## **Ballast resistor design**

- Option 1: PCB trace
  - Avoid microstrip analysis; use Institute of Printed Circuits (IPC) 2221
  - $\circ\,$  Include temperature rise of the PCB trace and  $T_G$  of the PCB dielectric in the analysis
  - Pros: Low production costs, high temperature, will not go out of stock or become obsolete
- Option 2: discrete resistor
  - Typically 0603- or 0805-sized
  - Review the data-sheet power derating curve
  - Pros: Low tolerance, low parasitics, smallest footprint





#### **Effects of PCB impedance**

- Ideally, the PCB resistance is significantly less than the ballast resistance
  - PCB copper has a wide tolerance
- The PCB resistance (forward and return) is in series with the ballast resistance
- When  $R_B < 50 \text{ m}\Omega$ , the PCB resistance can meaningfully change the design
  - Conduct a post-route analysis to simulate the PCB resistance at hot temperatures
- · You must assess two paths





#### **Parallel LDO calculator**

Step 1: Select the LDO using the drop-down box

Step 2: The datasheet parameters are automatically entered

Step 3: Enter the system requirements

TPS7A57					
LDO Specifications					
Parameter	Value	Units	Optional User Entry	Units	
V <sub>e</sub> , high	2	mVdc		mVdc	
V <sub>E</sub> , low	-2	mVdc		mVdc	
Thermal Impedance T <sub>JA</sub>	21.9	°C/W		°C/W	
Parallel LDO System Requirer	nents		1		
Parameter	Value	Units			
TA	85	°C		°C	
Maximum T, per LDO	125	°C		°C	
VIN	1.25	Vdc		Vdc	
Vout	0.75	Vdc		Vdc	
Allowable load regulation	0.02	Vdc		Vdc	
System Noise Requirement (10 Hz - 100 kHz)	2.45	μVrms		μVrms	
Total System Load:	8.48	А		A	
Minimum Ballast Resistance needed	0.8	mΩ		1.1	Step 4 <sup>.</sup> Select the
Optimum Ballast Resistance	5.608043	mΩ			
Ballast Resistance Selected	5.608043	mΩ		mΩ	ballast resistor
	N =				
Minimum number of parallel LDO's required:	3			$\rightarrow$	Step 5: Use this many

system requirements

#### Parallel LDO calculator



#### Three parallel TPS7A57 LDO analysis and test data





#### Three parallel TPS7A57 LDO analysis and test data





#### LDOs configured as constant-current sources





 Applications include noise-sensitive electronics typically driven by constantcurrent drivers (laser diodes, LEDs)



# **MISO power supply**

- Modern complex systems have many power supplies, both on the input to the system and internally
- Sometimes the required power to a load is higher than the available power from a single input rail
- MISO power supplies can take multiple input supplies and merge power to provide a load on a single output



#### **MISO parallel LDO design process**





#### Parallel SISO LDOs vs. MISO LDOs



🤴 Texas Instruments

#### **Summary**

- Covered the basic characteristics of LDO noise, PSRR, thermal performance and operation near dropout
  - Discussed what does and does not affect LDO noise and PSRR
- It is easy to configure LDOs to regulate current instead of voltage
- New resources allow you to quickly design with parallel LDOs using ballast resistors
  - Parallel LDOs can increase the load current, reduce system noise, improve PSRR, improve thermal performance and reduce the required headroom
- Connecting different input voltages to each parallel LDO input creates a MISO converter
  - Changing the ballast resistor adjusts the power sourced from each input supply



#### Resources

- "Accurately measuring efficiency of ultralow Iq devices"
- "Overcoming Low-Iq Challenges in Low-Power Applications"
- "Optimizing feedforward compensation in linear regulators"
- "Simplifying Stability Checks"
- "Avoid Start-up Overshoot of LDO"
- "LDOs Ease the Stress of Start-Up"
- "Soft-start circuits for LDO linear regulators"
- "LDO Basics"
- "How to Measure LDO Noise"
- "LDO PSRR Measurement Simplified"

#### Resources

- "Understanding power supply ripple rejection in linear regulators"
- "Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator"
- "<u>An Empirical Analysis of the Impact of Board Layout on LDO Thermal</u> <u>Performance</u>"
- "Measuring the Thermal Impedance of LDOs in Situ"
- <u>"Switch-mode power converter compensation made easy"</u>
- "Comprehensive Analysis and Universal Equations for Parallel LDOs Using Ballast Resistors"
- "Parallel LDO Architecture Design Using Ballast Resistors"
- "Parallel LDO calculator"



#### **Resources**

- "Scalable, High-Current, Low-Noise Parallel LDO Reference Design"
- "Semiconductor and IC Package Thermal Metrics"





© Copyright 2024 Texas Instruments Incorporated. All rights reserved.

This material is provided strictly "as-is," for informational purposes only, and without any warranty. Use of this material is subject to TI's **Terms of Use**, viewable at TI.com



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated