

TPS65910Ax User's Guide for AM335x Processors

This user's guide can be used as a reference for connectivity between the TPS65910Ax power-management integrated circuit (PMIC) and the AM335x processor.

Contents

1	Introduction	2
2	Connection Diagram and TPS65910Ax EEPROM Definition	2
3	First Initialization	7
	3.1 I/O Polarity and Muxing Configuration	7
	3.2 Define Wake-Up and Interrupt Events (SLEEP or OFF)	7
	3.3 Backup Battery Configuration	7
	3.4 DCDC and Voltage Scaling Resource Configuration	7
	3.5 Sleep Platform Configuration.....	7
4	Event Management Through Interrupts.....	8
	4.1 INT_STS_REG.VMBHI_IT.....	8
	4.2 INT_STS_REG.PWRON_IT	8
	4.3 INT_STS_REG.PWRON_LP_IT	8
	4.4 INT_STS_REG.HOTDIE_IT	8
	4.5 INT_STS_REG.VMBDCH_IT	8
	4.6 INT_STS2_REG.GPIO_R/F_IT	8
	4.7 INT_STS_REG.RTC_ALARM_IT.....	8

List of Figures

1	AM335x Power Supply Connections With TPS65910AA1 and TPS65910A3A1.....	3
2	AM335x Power Supply Connections With TPS65910A31A1	4
3	Power-Up and Power-Down Timing Diagram	6

List of Tables

1	TPS65910Ax Comparison	2
2	EEPROM Configuration for TPS65910Ax	5

Trademarks

SmartReflex is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

1 Introduction

The TPS65910AA1 supports the AM335x processor with DDR2. TPS65910A3A1 and TPS65910A31A1 devices are to support the AM335x processor with DDR3. This user's guide does not provide details about the power resources or the functionality of the device. For such information, refer to the [TPS65910x Integrated Power-Management Unit Top Specification data sheet](#).

Table 1 compares TPS65910Ax devices

Table 1. TPS65910Ax Comparison

	TPS65910AA1	TPS65910A3A1	TPS65910A31A1
Memory	DDR2 (VIO = 1.8 V)	DDR3 (VIO = 1.5 V)	DDR3 (VIO = 1.5 V)
VRTC power mode in OFF state	Low-power mode (VRTC_REG.VRTC_OFFMASK = 0)	Low-power mode (VRTC_REG.VRTC_OFFMASK = 0)	Full-power mode (VRTC_REG.VRTC_OFFMASK = 1)

2 Connection Diagram and TPS65910Ax EEPROM Definition

Figure 1 shows the connection diagram between the processor and the TPS65910AA1 or TPS65910A3A1. Figure 2 shows the connection diagram between the processor and TPS65910A31A1.

Notes for connection diagrams:

- To support the processor power-up sequence, connect BOOT0 to ground and connect BOOT 1 to VRTC to select EEPROM boot mode.
- The TPS65910Ax digital control signal level is defined by the VDDIO connection.
- VAUX2 can support up to 300 mA for the specific case of a 3.3-V output level.
- The VDD1 and VDD2 connections shown in Figure 1 and Figure 2 are valid for processor version ZCZ (15 × 15). In ZCE (13 × 13), VDD_MPU and VDD_CORE are shorted internally. For ZCE, connect VDD1 to VDD_MPU; VDD2 is free for system use.




Figure 1. AM335x Power Supply Connections With TPS65910AA1 and TPS65910A3A1




Figure 2. AM335x Power Supply Connections With TPS65910A31A1

Table 2 lists the EEPROM definition of the TPS65910Ax and Figure 3 shows the corresponding power-up sequence.

Table 2. EEPROM Configuration for TPS65910Ax

Register	Bit	Description	Option Selected
VDD1_OP_REG	SEL	VDD1 voltage level selection for boot	1.1
VDD1_REG	VGAIN_SEL	VDD1 gain selection, x1 or x2	x1
EEPROM		VDD1 time slot selection	6
DCDCCTRL_REG	VDD1_PSKIP	VDD1 pulse skip mode enable	Skip enabled
VDD2_OP_REG / VDD2_SR_REG	SEL	VDD2 voltage level selection for boot	1.1
VDD2_REG	VGAIN_SEL	VDD2 gain selection, x1 or x3	x1
EEPROM		VDD2 time slot selection	7
DCDCCTRL_REG	VDD2_PSKIP	VDD2 pulse skip mode enable	Skip enabled
VIO_REG	SEL	VIO voltage selection	TPS65910AA1 1.8V (DDR2) TPS65910A3A1 1.5V (DDR3) TPS65910A31A1 1.5V (DDR3)
EEPROM		VIO time slot selection	4
DCDCCTRL_REG	VIO_PSKIP	VIO pulse skip mode enable	Skip enabled
EEPROM		VDD3 time slot	OFF
VDIG1_REG	SEL	LDO voltage selection	1.8
EEPROM		LDO time slot	2
VDIG2_REG	SEL	LDO voltage selection	1.8
EEPROM		LDO time slot	2
VDAC_REG	SEL	LDO voltage selection	1.8
EEPROM		LDO time slot	1
VPLL_REG	SEL	LDO voltage selection	1.8
EEPROM		LDO time slot	3
VAUX1_REG	SEL	LDO voltage selection	1.8
EEPROM		LDO time slot	3
VMMC_REG	SEL	LDO voltage selection	3.3
EEPROM		LDO time slot	5
VAUX33_REG	SEL	LDO voltage selection	3.3
EEPROM		LDO time slot	5
VAUX2_REG	SEL	LDO voltage selection	3.3
EEPROM		LDO time slot	5
CLK32KOUT pin		CLK32KOUT time slot	7
NRESPWRON pin		NRESPWRON time slot	7 + 1
VRTC_REG	VRTC_OFFMASK	0 = VRTC LDO will be in low-power mode during OFF state. 1 = VRTC LDO will be in high-power mode during OFF state. ⁽¹⁾	TPS65910AA1 Low-power mode TPS65910A3A1 Low-power mode TPS65910A31A1 High-power mode
DEVCTRL_REG	RTC_PWDN	0 = RTC in normal-power mode 1 = Clock gating of RTC register and logic, low-power mode	1
DEVCTRL_REG	CK32K_CTRL	0 = Clock source is crystal/external clock. 1 = Clock source is internal RC oscillator.	RC

⁽¹⁾ The default mode of the VRTC LDO regulator before the OTP loads is the low-power mode. If the current load exceeds 0.1 mA before the VRTC pin is 1.8 V and the OTP loads, then the VRTC voltage may not reach 1.8 V and the device stays in the NO SUPPLY state.

Table 2. EEPROM Configuration for TPS65910Ax (continued)

Register	Bit	Description	Option Selected
DEVCTRL2_REG	TSLOT_LENGTH	Boot sequence time slot duration: 0 = 0.5 ms 1 = 2 ms	2 ms
DEVCTRL2_REG	IT_POL	0 = INT1 signal will be active low. 1 = INT1 signal will be active high.	Active high
INT_MSK_REG	VMBHI_IT_MSK	0 = Device automatically switches on at NO SUPPLY-to-OFF or BACKUP-to-OFF transition. 1 = Start-up reason is required before switch-on.	1
VMBCH_REG	VMBCH_SEL[1:0]	Select threshold for main battery comparator threshold VMBCH.	3 V




Figure 3. Power-Up and Power-Down Timing Diagram

3 First Initialization

3.1 I/O Polarity and Muxing Configuration

Program DEVCTRL2_REG.SLEEPSIG_POL according to the GPIO level setting on the processor. This can be set to active low or active high for SLEEP transitions. Software configuration allows specific power resources to enter a low consumption state.

Set DEVCTRL_REG.DEV_SLP = 1 to allow SLEEP transitions when requested.

Update the GPIO0 configuration (GPIO0_REG) based on application needs.

3.2 Define Wake-Up and Interrupt Events (SLEEP or OFF)

Select the appropriate bits in the INT_MSK_REG and INT_MSK2_REG registers to activate an interrupt to the processor on the INT1 line.

3.3 Backup Battery Configuration

If a backup battery is used, enable backup battery charging by setting the BBCH_REG.BBCHEN bit to 1. The maximum charge voltage can be set based on the backup battery specifications by using the BBSEL bits.

3.4 DCDC and Voltage Scaling Resource Configuration

If the SmartReflex™ interface is not used for voltage scaling (power saving), these pins can be used to control the power resources.

Configure two operating voltages for DCDC1 and DCDC2:

- VDDx_OP_REG.SEL= Roof voltage (ENx ball high)
- VDDx_SR_REG.SEL = Floor voltage (ENx ball low)

Assign control for DCDC1 to SCLSR_EN1 and DCDC2 to SCLSR_EN2:

- Set EN1_SMPS_ASS_REG.VDD1_EN1 = 1
- Set EN2_SMPS_ASS_REG.VDD2_EN1 = 2
- Set SLEEP_KEEP_RES_ON_REG.VDD1_KEEPPON = 1 (allow low-power mode)
- Set SLEEP_KEEP_RES_ON_REG.VDD2_KEEPPON = 1 (allow low-power mode)

3.5 Sleep Platform Configuration

Configure the state of the LDOs when the SLEEP signal is used (by default all resources go into SLEEP state; in SLEEP state the LDO voltage is maintained, but transient and load capability are reduced).

Resources that must provide full load capability must be set in the SLEEP_KEEP_LDO_ON_REG register.

Resources that can be set off in SLEEP state to optimize power consumption must be set in the SLEEP_SET_LDO_OFF_REG register.

4 Event Management Through Interrupts

4.1 *INT_STS_REG.VMBHI_IT*

The `INT_STS_REG.VMBHI_IT` bit indicates that the supply (VBAT) is connected (leaving the device in the `BACKUP` or `NO SUPPLY` state), and the system must be initialized (see [Section 3, First Initialization](#)).

4.2 *INT_STS_REG.PWRON_IT*

`INT_STS_REG.PWRON_IT` interrupt is triggered when the `PWRON` button is pressed. If device is in the `OFF` or `SLEEP` states, pulling `PWRON` low generates a wake-up event and resources are reinitialized.

4.3 *INT_STS_REG.PWRON_LP_IT*

`INT_STS_REG.PWRON_LP_IT` is the `PWRON` long-press interrupt. This interrupt is generated when the `PWRON` button is pressed for 6 seconds. The application processor is allowed 2 seconds to clear this interrupt before the action is registered as a power-down event.

4.4 *INT_STS_REG.HOTDIE_IT*

`INT_STS_REG.HOTDIE_IT` interrupt indicates that the temperature of die is reaching the maximum limit. Software must take action to decrease the power consumption before automatic shutdown occurs.

4.5 *INT_STS_REG.VMBDCH_IT*

`INT_STS_REG.VMBDCH_IT` interrupt indicates that the input supply is low and the processor must prepare a shutdown to prevent losing data. This interrupt is linked to `VBAT` but does not apply to a system where the `PMIC` is connected to 5-V rails and not directly connected to `VBAT`.

4.6 *INT_STS2_REG.GPIO_R/F_IT*

`INT_STS2_REG.GPIO_R/F_IT` is the `GPIO` interrupt event and can be used to wake up the device from `SLEEP` state. This interrupt can be generated from any source or peripheral device. This wake-up event is not valid for transitions from the `OFF` state.

4.7 *INT_STS_REG.RTC_ALARM_IT*

`INT_STS_REG.RTC_ALARM_IT` interrupt is triggered when the `RTC` alarm set time is reached.

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from E Revision (January 2017) to F Revision	Page
• Added note for VRTC_OFFMASK = 1 in the <i>EEPROM Configuration for TPS65910Ax</i> table	5

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated