## C55x v3.x CPU Mnemonic Instruction Set Reference Guide

Literature Number: SWPU067E June 2009



## **Preface**

## **Read This First**

## About This Manual

The C55x<sup>TM</sup> CPU is a fixed-point digital signal processor (DSP) in the TMS320<sup>TM</sup> family, and it can use either of two forms of the instruction set: a mnemonic form or an algebraic form. This book is a reference for the mnemonic form of the instruction set. It contains information about the instructions used for all types of operations. For information on the algebraic instruction set, see  $C55x \ v3.1 \ CPU \ Algebraic \ Instruction \ Set \ Reference \ Guide, \ SWPU068.$ 

#### **Notational Conventions**

This book uses the following conventions.

☐ In syntax descriptions, the instruction is in a **bold typeface**. Portions of a syntax in **bold** must be entered as shown. Here is an example of an instruction syntax:

LMS Xmem, Ymem, ACx, ACy

**LMS** is the instruction, and it has four operands: *Xmem*, *Ymem*, *ACx*, and *ACy*. When you use **LMS**, the operands should be actual dual data-memory operand values and accumulator values. A comma and a space (optional) must separate the four values.

☐ Square brackets, [ and ], identify an optional parameter. If you use an optional parameter, specify the information within the brackets; do not type the brackets themselves.

#### Related Documentation From Texas Instruments

The following books describe the C55x<sup>™</sup> devices and related support tools. To obtain a copy of any of these TI documents, call the Texas Instruments Literature Response Center at (800) 477-8924. When ordering, please identify the book by its title and literature number.

- **TMS320C55x Technical Overview** (SPRU393). This overview is an introduction to the TMS320C55x<sup>™</sup> digital signal processor (DSP). The TMS320C55x is the latest generation of fixed-point DSPs in the TMS320C5000<sup>™</sup> DSP platform. Like the previous generations, this processor is optimized for high performance and low-power operation. This book describes the CPU architecture, low-power enhancements, and embedded emulation features of the TMS320C55x.
- **C55x v3.x CPU Reference Guide** (literature number SWPU073) describes the architecture, registers, and operation of the v 3.x CPU for the C55x<sup>™</sup>.
- C55x v3.x CPU Algebraic Instruction Set Reference Guide (literature number SWPU068) describes the algebraic instructions individually. It also includes a summary of the instruction set, a list of the instruction opcodes, and a cross-reference to the mnemonic instruction set.
- **TMS320C55x Programmer's Guide** (literature number SPRU376) describes ways to optimize C and assembly code for the TMS320C55x<sup>™</sup> DSPs and explains how to write code that uses special features and instructions of the DSP.
- TMS320C55x Optimizing C Compiler User's Guide (literature number SPRU281) describes the TMS320C55x™ C Compiler. This C compiler accepts ANSI standard C source code and produces assembly language source code for TMS320C55x devices.
- TMS320C55x Assembly Language Tools User's Guide (literature number SPRU280) describes the assembly language tools (assembler, linker, and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for TMS320C55x™ devices.

#### **Trademarks**

TMS320, TMS320C54x, TMS320C55x, C54x, and C55x are trademarks of Texas Instruments.

## **Contents**

I			ols, and Abbreviations	1-1
	Lists	and defir	nes the terms, symbols, and abbreviations used in the TMS320C55x DSP	
	mnen	nonic ins	truction set summary and in the individual instruction descriptions.	
	1.1	Instruct	ion Set Terms, Symbols, and Abbreviations	1-2
	1.2		ion Set Conditional (cond) Fields	
	1.3		of Status Bits	
		1.3.1	Accumulator Overflow Status Bit (ACOVx)	
		1.3.2	C54CM Status Bit	1-9
		1.3.3	CARRY Status Bit	1-9
		1.3.4	FRCT Status Bit	1-9
		1.3.5	INTM Status Bit	1-9
		1.3.6	M40 Status Bit	1-10
		1.3.7	RDM Status Bit	1-12
		1.3.8	SATA Status Bit	1-12
		1.3.9	SATD Status Bit	1-13
		1.3.10	SMUL Status Bit	1-13
		1.3.11	SXMD Status Bit	1-13
			Test Control Status Bit (TCx)	
	1.4	Instruct	ion Set Notes and Rules	1-14
		1.4.1	Notes	1-14
		1.4.2	Rules	1-14
	1.5	Nonrep	eatable Instructions	1-21
)	Daval	laliana F	eatures and Rules	2.4
_				
	set.	ribes trie	parallelism features and rules of the TMS320C55x DSP mnemonic instruction	7
		<b>5</b>		
	2.1		lism Features	
	2.2		lism Basics	
	2.3		ce Conflicts	
		2.3.1	Operators	
		2.3.2	Address Generation Units	
	0.4	2.3.3	Buses	
	2.4		al Parallelism	
	0.5	2.4.1	Soft-Dual Parallelism of MAR Instructions	
	2.5	Execute	e Conditionally Instructions	2-6

	2.6	Other Exceptions	2-7
3	Intro	duction to Addressing Modes	3-1
	Provi	des an introduction to the addressing modes of the TMS320C55x DSP.	
	3.1	Introduction to the Addressing Modes	3-2
	3.2	Absolute Addressing Modes	3-3
		3.2.1 k16 Absolute Addressing Mode	3-3
		3.2.2 k23 Absolute Addressing Mode	3-3
		3.2.3 I/O Absolute Addressing Mode	3-3
	3.3	Direct Addressing Modes	3-4
		3.3.1 DP Direct Addressing Mode	3-4
		3.3.2 SP Direct Addressing Mode	3-5
		3.3.3 Register-Bit Direct Addressing Mode	3-5
		3.3.4 PDP Direct Addressing Mode	3-5
	3.4	Indirect Addressing Modes	3-6
		3.4.1 AR Indirect Addressing Mode	3-6
		3.4.2 Dual AR Indirect Addressing Mode	3-14
		3.4.3 CDP Indirect Addressing Mode	3-16
		3.4.4 Coefficient Indirect Addressing Mode	
	3.5	Circular Addressing	3-21
4		uction Set Summary	4-1
	Sumi	mary of the TMS320C55x mnemonic instruction set.	
5	Instru	uction Set Descriptions	5-1
		iled information on the TMS320C55x DSP mnemonic instruction set.	
		O (Modify Auxiliary or Temporary Register Content by Addition)	5-2
		D (Modify Data Stack Pointer)	
		D (Modify Extended Auxiliary Register Content by Addition)	
		ST (Absolute Distance)	
		(Absolute Value)	
		(Addition)	
		(Dual 16-Bit Additions)	
		:MOV (Addition with Parallel Store Accumulator Content to Memory)	
		SUB (Dual 16-Bit Addition and Subtraction)	
		SUBCC (Addition or Subtraction Conditionally)	
		SUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)	
		SUB2CC (Addition or Subtraction Conditionally with Shift)	
		· · · · · · · · · · · · · · · · · · ·	
		V (Addition with Absolute Value)	
		R (Modify Auxiliary Register Content)	
		R (Modify Extended Auxiliary Register Content)	
		R::MAC (Modify Auxiliary Register Content with Parallel Multiply and Accumulate)	
	AWA	R::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract)	ე-იე

AMAR::MPY (Modify Auxiliary Register Content with Parallel Multiply)	. 5-67
AMOV (Load Extended Auxiliary Register with Immediate Value)	
AMOV (Modify Auxiliary or Temporary Register Content)	
AMOV (Modify Extended Auxiliary Register Content)	
AND (Bitwise AND)	
ASUB (Modify Auxiliary or Temporary Register Content by Subtraction)	. 5-85
ASUB (Modify Extended Auxiliary Register Content by Subtraction)	
B (Branch Unconditionally)	
BAND (Bitwise AND Memory with Immediate Value and Compare to Zero)	
BCC (Branch Conditionally)	
BCC (Branch on Auxiliary Register Not Zero)	
BCC (Compare and Branch)	
BCLR (Clear Accumulator, Auxiliary, or Temporary Register Bit)	
BCLR (Clear Memory Bit)	
BCLR (Clear Status Register Bit)	
BCNT (Count Accumulator Bits)	
BFXPA (Expand Accumulator Bit Field)	
BFXTR (Extract Accumulator Bit Field)	
BNOT (Complement Accumulator, Auxiliary, or Temporary Register Bit)	
BNOT (Complement Memory Bit)	
BSET (Set Accumulator, Auxiliary, or Temporary Register Bit)	
BSET (Set Memory Bit)	
BSET (Set Status Register Bit)	
BTST (Test Accumulator, Auxiliary, or Temporary Register Bit)	
BTST (Test Memory Bit)	
BTSTCLR (Test and Clear Memory Bit)	
BTSTNOT (Test and Complement Memory Bit)	
BTSTP (Test Accumulator, Auxiliary, or Temporary Register Bit Pair)	
BTSTSET (Test and Set Memory Bit)	
CALL (Call Unconditionally)	
CALLCC (Call Conditionally)	
CMP (Compare Memory with Immediate Value)	
CMP (Compare Accumulator, Auxiliary, or Temporary Register Content)	
CMPAND (Compare Accumulator, Auxiliary, or Temporary Register Content with AND) .	
CMPOR (Compare Accumulator, Auxiliary, or Temporary Register Content with OR)	
.CR (Circular Addressing Qualifier)	
DELAY (Memory Delay)	
EXP (Compute Exponent of Accumulator Content)	5-157
FIRSADD (Symmetrical Finite Impulse Response Filter)	
FIRSSUB (Antisymmetrical Finite Impulse Response Filter)	
IDLE	
INTR (Software Interrupt)	5-163
.LK (Lock Access Qualifier)	
,	5-167

LMSF (Least Mean Square)	
.LR (Linear Addressing Qualifier)	
MAC (Multiply and Accumulate)	
MACMZ (Multiply and Accumulate with Parallel Delay)	5-191
MAC::MAC (Parallel Multiply and Accumulates)	5-193
MAC::MAS (Multiply and Accumulate with Parallel Multiply and Subtract)	5-228
MAC::MPY (Multiply and Accumulate with Parallel Multiply)	5-248
MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator from Memory)	5-267
MACM::MOV (Multiply and Accumulate with Parallel Store Accumulator Content to	
Memory)	5-269
MANT::NEXP (Compute Mantissa and Exponent of Accumulator Content)	5-272
MAS (Multiply and Subtract)	5-274
MAS::MAC (Multiply and Subtract with Parallel Multiply and Accumulate)	5-286
MAS::MAS (Parallel Multiply and Subtracts)	5-297
MAS::MPY (Multiply and Subtract with Parallel Multiply)	5-309
MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory)	5-318
MASM::MOV (Multiply and Subtract with Parallel Store Accumulator Content to	
Memory)	5-320
MAX (Compare Accumulator, Auxiliary, or Temporary Register Content Maximum)	5-322
MAXDIFF (Compare and Select Accumulator Content Maximum)	5-325
MIN (Compare Accumulator, Auxiliary, or Temporary Register Content Minimum)	5-331
MINDIFF (Compare and Select Accumulator Content Minimum)	5-334
mmap (Memory-Mapped Register Access Qualifier)	5-340
MOV (Load Accumulator from Memory)	5-342
MOV (Load Accumulator Pair from Memory)	5-351
MOV (Load Accumulator with Immediate Value)	5-354
MOV (Load Accumulator, Auxiliary, or Temporary Register from Memory)	5-357
MOV (Load Accumulator, Auxiliary, or Temporary Register Content with Immediate	
Value)	5-363
MOV (Load Auxiliary or Temporary Register Pair from Memory)	5-367
MOV (Load CPU Register from Memory)	5-368
MOV (Load CPU Register with Immediate Value)	5-371
MOV (Load Extended Auxiliary Register from Memory)	5-373
MOV (Load Memory with Immediate Value)	5-374
MOV (Move Accumulator Content to Auxiliary or Temporary Register)	5-375
MOV (Move Accumulator, Auxiliary, or Temporary Register Content)	5-376
MOV (Move Auxiliary or Temporary Register Content to Accumulator)	5-378
MOV (Move Auxiliary or Temporary Register Content to CPU Register)	
MOV (Move CPU Register Content to Auxiliary or Temporary Register)	
MOV (Move Extended Auxiliary Register Content)	
MOV (Move Memory to Memory)	
MOV (Store Accumulator Content to Memory)	
MOV (Store Accumulator Pair Content to Memory)	
MOV (Store Accumulator, Auxiliary, or Temporary Register Content to Memory)	5-418

MOV (Store Auxiliary or Temporary Register Pair Content to Memory)	5-422
MOV (Store CPU Register Content to Memory)	5-423
MOV (Store Extended Auxiliary Register Content to Memory)	
MOV::MOV (Load Accumulator from Memory with Parallel Store Accumulator Content to	
Memory)	5-428
MPY (Multiply)	
MPY::MAC (Multiply with Parallel Multiply and Accumulate)	
MPY::MAS (Multiply with Parallel Multiply and Subtract)	
MPY::MPY (Parallel Multiplies)	
MPYM::MOV (Multiply with Parallel Store Accumulator Content to Memory)	
NEG (Negate Accumulator, Auxiliary, or Temporary Register Content)	
NOP (No Operation)	5-485
NOT (Complement Accumulator, Auxiliary, or Temporary Register Content)	
OR (Bitwise OR)	
POP (Pop Top of Stack)	5-496
POPBOTH (Pop Accumulator or Extended Auxiliary Register Content from	
Stack Pointers)	
port (Peripheral Port Register Access Qualifiers)	
PSH (Push to Top of Stack)	5-506
PSHBOTH (Push Accumulator or Extended Auxiliary Register Content to Stack Pointers)	5-513
RESET (Software Reset)	
RET (Return Unconditionally)	
RETCC (Return Conditionally)	
RETI (Return from Interrupt)	
ROL (Rotate Left Accumulator, Auxiliary, or Temporary Register Content)	
ROR (Rotate Right Accumulator, Auxiliary, or Temporary Register Content)	
ROUND (Round Accumulator Content)	
RPT (Repeat Single Instruction Unconditionally)	
RPTADD (Repeat Single Instruction Unconditionally and Increment CSR)	
RPTB (Repeat Block of Instructions Unconditionally)	
RPTCC (Repeat Single Instruction Conditionally)	
RPTSUB (Repeat Single Instruction Unconditionally and Decrement CSR)	
SAT (Saturate Accumulator Content)	
SFTCC (Shift Accumulator Content Conditionally)	
SFTL (Shift Accumulator Content Logically)	
SFTL (Shift Accumulator, Auxiliary, or Temporary Register Content Logically)	
SFTS (Signed Shift of Accumulator Content)	5-565
SFTS (Signed Shift of Accumulator, Auxiliary, or Temporary Register Content)	5-574
SQA (Square and Accumulate)	5-579
SQDST (Square Distance)	5-582
SQR (Square)	
SQS (Square and Subtract)	
SLIB (Dual 16-Bit Subtractions)	5-590

	SUB (Subtraction)	5-599
	SUB::MOV (Subtraction with Parallel Store Accumulator Content to Memory)	5-624
	SUBADD (Dual 16-Bit Subtraction and Addition)	5-626
	SUBC (Subtract Conditionally)	5-631
	SWAP (Swap Accumulator Content)	5-634
	SWAP (Swap Auxiliary Register Content)	5-635
	SWAP (Swap Auxiliary and Temporary Register Content)	5-636
	SWAP (Swap Temporary Register Content)	
	SWAPP (Swap Accumulator Pair Content)	5-639
	SWAPP (Swap Auxiliary Register Pair Content)	5-640
	SWAPP (Swap Auxiliary and Temporary Register Pair Content)	5-641
	SWAPP (Swap Temporary Register Pair Content)	5-643
	SWAP4 (Swap Auxiliary and Temporary Register Pairs Content)	5-644
	TRAP (Software Trap)	5-646
	XCC (Execute Conditionally)	5-648
	XOR (Bitwise Exclusive OR)	5-655
6	Instruction Opcodes in Sequential Order	6-1
	Provides the opcode in sequential order for each TMS320C55x DSP instruction syntax.	
	6.1 Instruction Set Opcodes	6-2
	6.2 Instruction Set Opcode Symbols and Abbreviations	
7	Cross-Reference of Mnemonic and Algebraic Instruction Sets	7-1
	Cross-Reference of TMS320C55x DSP Algebraic and Mnemonic Instruction Sets.	
_	In Law	
ĸ	Index	ndex-1

# **Figures**

5–1	Status Registers Bit Mapping	5-110
5–2	Status Registers Bit Mapping	5-120
5–3	Effects of a Software Reset on Status Registers	5-517
5–4	Legal Uses of Repeat Block of Instructions Unconditionally (RPTBLOCAL)	
	Instruction	5-543

## **Tables**

1_1	Instruction Set Terms, Symbols, and Abbreviations	1.0
1–1		
. –	Operators Used in Instruction Set	
1–3	Instruction Set Conditional (cond) Field	
1–4	Nonrepeatable Instructions	
3–1	Addressing-Mode Operands	
3–2	Absolute Addressing Modes	
3–3	Direct Addressing Modes	
3–4	Indirect Addressing Modes	
3–5	DSP Mode Operands for the AR Indirect Addressing Mode	3-8
3–6	Control Mode Operands for the AR Indirect Addressing Mode	3-12
3–7	Dual AR Indirect Operands	3-15
3–8	CDP Indirect Operands	3-17
3–9	Coefficient Indirect Operands	3-20
3–10	Circular Addressing Pointers	
4–1	Mnemonic Instruction Set Summary	
5–1	Opcodes for Load CPU Register from Memory Instruction	
5–2	Opcodes for Load CPU Register with Immediate Value Instruction	
5–3	Opcodes for Move Auxiliary or Temporary Register Content to CPU Register Instruction	
5–4	Opcodes for Move CPU Register Content to Auxiliary or Temporary Register Instruction	. 5-382
5-5	Opcodes for Store CPU Register Content to Memory Instruction	
5–6	Effects of a Software Reset on DSP Registers	
6–1	Instruction Set Opcodes	
6–2	Instruction Set Opcode Symbols and Abbreviations	
7–1	Cross-Reference of Mnemonic and Algebraic Instruction Sets	

## **Chapter 1**

## Terms, Symbols, and Abbreviations

This chapter lists and defines the terms, symbols, and abbreviations used in the TMS320C55x<sup>™</sup> DSP mnemonic instruction set summary and in the individual instruction descriptions. Also provided are instruction set notes and rules and a list of nonrepeatable instructions.

Торіс	
1.1	Instruction Set Terms, Symbols, and Abbreviations
1.2	Instruction Set Conditional (cond) Fields 1-7
1.3	Affect of Status Bits
1.4	Instruction Set Notes and Rules 1-14
1.5	Nonrepeatable Instructions 1-21

## 1.1 Instruction Set Terms, Symbols, and Abbreviations

Table 1–1 lists the terms, symbols, and abbreviations used and Table 1–2 lists the operators used in the instruction set summary and in the individual instruction descriptions.

Table 1–1. Instruction Set Terms, Symbols, and Abbreviations

Symbol	Meaning
[]	Optional operands
40	If the optional 40 keyword is applied to the instruction, the instruction provides the option to locally set M40 to 1 for the execution of the instruction
ACB	Bus that brings D-unit registers to A-unit and P-unit operators
ACOVx	Accumulator overflow status bit: ACOV0, ACOV1, ACOV2, ACOV3
ACw, ACx, ACy, ACz	Accumulator: AC0, AC1, AC2, AC3
ARn_mod	Content of selected auxiliary register (ARn) is premodified or postmodified in the address generation unit.
ARx, ARy	Auxiliary register: AR0, AR1, AR2, AR3, AR4, AR5, AR6, AR7
AU	A unit
Baddr	Register bit address
BitIn	Shifted bit in: Test control flag 2 (TC2) or CARRY status bit
BitOut	Shifted bit out: Test control flag 2 (TC2) or CARRY status bit
BORROW	Logical complement of CARRY status bit
C, Cycles	Execution in cycles. For conditional instructions, x/y field means: x cycle, if the condition is true. y cycle, if the condition is false.
CA	Coefficient address generation unit
CARRY	Value of CARRY status bit
Cmem	Coefficient indirect operand referencing a 16-bit or 32-bit value in data space
cond	Condition based on accumulator (ACx) value, auxiliary register (ARx) value, temporary register (Tx) value, test control (TCx) flag, or CARRY status bit. See section 1.2.
CR	Coefficient Read bus

Table 1–1. Instruction Set Terms, Symbols, and Abbreviations (Continued)

Symbol	Meaning
CSR	Computed single-repeat register
DA	Data address generation unit
DR	Data Read bus
dst	Destination accumulator (ACx), lower 16 bits of auxiliary register (ARx), or temporary register (Tx): AC0, AC1, AC2, AC3 AR0, AR1, AR2, AR3, AR4, AR5, AR6, AR7 T0, T1, T2, T3
DU	D unit
DW	Data Write bus
Dx	Data address label coded on x bits (absolute address)
Е	Indicates if the instruction contains a parallel enable bit.
kx	Unsigned constant coded on x bits
Kx	Signed constant coded on x bits
Lmem	Long-word single data memory access (32-bit data access). Same legal inputs as Smem.
lx	Program address label coded on x bits (unsigned offset relative to program counter register)
Lx	Program address label coded on x bits (signed offset relative to program counter register)
Operator	Operator(s) used by an instruction.
Pipe, Pipeline	Pipeline phase in which the instruction executes:  AD Address  D Decode  R Read  X Execute
pmad	Program memory address
Px	Program or data address label coded on x bits (absolute address)
RELOP	Relational operators: == equal to < less than >= greater than or equal to != not equal to

Table 1–1. Instruction Set Terms, Symbols, and Abbreviations (Continued)

Symbol	Meaning
R or rnd	If the optional R or rnd keyword is applied to the instruction, rounding is performed in the instruction
RPTC	Single-repeat counter register
S, Size	Instruction size in bytes.
SA	Stack address generation unit
saturate	If the optional saturate keyword is applied to the input operand, the 40-bit output of the operation is saturated
SHFT	4-bit immediate shift value, 0 to 15
SHIFTW	6-bit immediate shift value, -32 to +31
Smem	Word single data memory access (16-bit data access)
SP	Data stack pointer
src	Source accumulator (ACx), lower 16 bits of auxiliary register (ARx), or temporary register (Tx): AC0, AC1, AC2, AC3 AR0, AR1, AR2, AR3, AR4, AR5, AR6, AR7 T0, T1, T2, T3
SSP	System stack pointer
STx	Status register: ST0, ST1, ST2, ST3
TAx, TAy	Auxiliary register (ARx) or temporary register (Tx): AR0, AR1, AR2, AR3, AR4, AR5, AR6, AR7 T0, T1, T2, T3
TCx, TCy	Test control flag: TC1, TC2
TRNx	Transition register: TRN0, TRN1
Tx, Ty	Temporary register: T0, T1, T2, T3
U or uns	If the optional U or uns keyword is applied to the input operand, the operand is zero extended

Table 1–1. Instruction Set Terms, Symbols, and Abbreviations (Continued)

Symbol	Meaning	
XACdst	Destination extended register: All 23 bits of coefficient data pointer (XCDP), and extended auxiliary register (XARx): XAR0, XAR1, XAR2, XAR3, XAR4, XAR5, XAR6, XAR7	
XACsrc	Source extended register: All 23 bits of coefficient data pointer (XCDP), and extended auxiliary register (XARx): XAR0, XAR1, XAR2, XAR3, XAR4, XAR5, XAR6, XAR7	
XAdst	Destination extended register: All 23 bits of data stack pointer (XSP), system stack pointer (XSSP), data page pointer (XDP), coefficient data pointer (XCDP), and extended auxiliary register (XARx): XAR0, XAR1, XAR2, XAR3, XAR4, XAR5, XAR6, XAR7	
XARx	All 23 bits of extended auxiliary register: XAR0, XAR1, XAR2, XAR3, XAR4, XAR5, XAR6, XAR7	
XAsrc	Source extended register: All 23 bits of data stack pointer (XSP), system stack pointer (XSSP), data page pointer (XDP), coefficient data pointer (XCDP), and extended auxiliary register (XARx): XAR0, XAR1, XAR2, XAR3, XAR4, XAR5, XAR6, XAR7	
xdst	Accumulator: AC0, AC1, AC2, AC3	
	Destination extended register: All 23 bits of data stack pointer (XSP), system stack pointer (XSSP), data page pointer (XDP), coefficient data pointer (XCDP), and extended auxiliary register (XARx): XAR0, XAR1, XAR2, XAR3, XAR4, XAR5, XAR6, XAR7	
xsrc	Accumulator: AC0, AC1, AC2, AC3	
	Source extended register: All 23 bits of data stack pointer (XSP), system stack pointer (XSSP), data page pointer (XDP), coefficient data pointer (XCDP), and extended auxiliary register (XARx): XAR0, XAR1, XAR2, XAR3, XAR4, XAR5, XAR6, XAR7	
Xmem, Ymem	Indirect dual data memory access (two data accesses)	

Table 1-2. Operators Used in Instruction Set

Symbols		Operators	Evaluation
+ -	~	Unary plus, minus, 1s complement	Right to left
* /	%	Multiplication, division, modulo	Left to right
+	_	Addition, subtraction	Left to right
<<	>>	Signed left shift, right shift	Left to right
< < <	>>>	Logical left shift, logical right shift	Left to right
<	<=	Less than, less than or equal to	Left to right
>	>=	Greater than, greater than or equal to	Left to right
==	!=	Equal to, not equal to	Left to right
&		Bitwise AND	Left to right
1		Bitwise OR	Left to right
۸		Bitwise exclusive OR (XOR)	Left to right

**Note:** Unary +, -, and \* have higher precedence than the binary forms.

## 1.2 Instruction Set Conditional (cond) Fields

Table 1–3 lists the testing conditions available in the cond field of the conditional instructions.

Table 1-3. Instruction Set Conditional (cond) Field

Bit or Register	Condition (cond) Field	For Condition to be True	
Accumulator	Tests the accumulator (ACx) content against 0. The comparison against 0 depends on M40 status bit:		
	$\Box$ If M40 = 0, ACx(31–0)	is compared to 0.	
	$\Box$ If M40 = 1, ACx(39–0)	is compared to 0.	
	ACx == #0	ACx content is equal to 0	
	ACx < #0	ACx content is less than 0	
	ACx > #0	ACx content is greater than 0	
	ACx != #0	ACx content is not equal to 0	
	ACx <= #0	ACx content is less than or equal to 0	
	ACx >= #0	ACx content is greater than or equal to 0	
Accumulator Overflow Status Bit	ow Tests the accumulator overflow status bit (ACOVx) against 1; who optional! symbol is used before the bit designation, the bit can be against 0. When this condition is used, the corresponding ACOVx cleared to 0.		
	overflow(ACx)	ACOVx bit is set to 1	
	!overflow(ACx)	ACOVx bit is cleared to 0	
Auxiliary Register	Tests the auxiliary register (ARx) content against 0.		
	ARx == #0	ARx content is equal to 0	
	ARx < #0	ARx content is less than 0	
	ARx > #0	ARx content is greater than 0	
	ARx != #0	ARx content is not equal to 0	
	ARx <= #0	ARx content is less than or equal to 0	
	ARx >= #0	ARx content is greater than or equal to 0	
CARRY Status Bit	Tests the CARRY status bit against 1; when the optional ! symbol is used before the bit designation, the bit can be tested against 0.		
	CARRY	CARRY bit is set to 1	
	!CARRY	CARRY bit is cleared to 0	

Table 1–3. Instruction Set Conditional (cond) Field (Continued)

Bit or Register	Condition (cond) Field	For Condition to be True	
Temporary Register	Tests the temporary register (Tx) content against 0.		
	Tx == #0	Tx content is equal to 0	
	Tx < #0	Tx content is less than 0	
	Tx > #0	Tx content is greater than 0	
	Tx != #0	Tx content is not equal to 0	
	Tx <= #0	Tx content is less than or equal to 0	
	Tx >= #0	Tx content is greater than or equal to 0	
Test Control Flags		(TC1 and TC2) independently against 1; when ed before the flag designation, the flag can be set 0.	
	TCx	TCx flag is set to 1	
	!TCx	TCx flag is cleared to 0	
	TC1 and TC2 can be comb logical bit combinations:	oined with an AND (&), OR ( ), and XOR (^)	
	TC1 & TC2	TC1 AND TC2 is equal to 1	
	!TC1 & TC2	TC1 AND TC2 is equal to 1	
	TC1 & !TC2	TC1 AND TC2 is equal to 1	
	!TC1 & !TC2	TC1 AND TC2 is equal to 1	
	TC1   TC2	TC1 OR TC2 is equal to 1	
	!TC1   TC2	TC1 OR TC2 is equal to 1	
	TC1   !TC2	TC1 OR TC2 is equal to 1	
	!TC1   !TC2	TC1 OR TC2 is equal to 1	
	TC1 ^ TC2	TC1 XOR TC2 is equal to 1	
	!TC1 ^ TC2	TC1 XOR TC2 is equal to 1	
	TC1 ^ !TC2	TC1 XOR TC2 is equal to 1	
	!TC1 ^ !TC2	TC1 XOR TC2 is equal to 1	

## 1.3 Affect of Status Bits

1.3.1	Accumulator	Ov	erflow Status Bit (ACOVx)
		The	e ACOV[0-3] depends on M40:
			When M40 = 0, overflow is detected at bit position 31
			When M40 = 1, overflow is detected at bit position 39
		If a to 1	n overflow is detected, the destination accumulator overflow status bit is set l.
1.3.2	C54CM Statu	s B	it
			When C54CM = 0, the enhanced mode, the CPU supports code originally developed for a TMS320C55 $x^{TM}$ DSP.
			When C54CM = 1, the compatible mode, all the C55x CPU resources remain available; therefore, as you translate code, you can take advantage of the additional features on the C55x DSP to optimize your code. This mode must be set when you are porting code that was originally developed for a TMS320C54 $x^{TM}$ DSP.
1.3.3	CARRY Statu	s B	it
			When M40 = 0, the carry/borrow is detected at bit position 31
			When M40 = 1, the carry/borrow is detected at bit position 39
			en performing a logical shift or signed shift that affects the CARRY status and the shift count is zero, the CARRY status bit is cleared to 0.
1.3.4	FRCT Status	Bit	
			When $FRCT = 0$ , the fractional mode is $OFF$ and results of multiply operations are not shifted.
			When FRCT = 1, the fractional mode is ON and results of multiply operations are shifted left by 1 bit to eliminate an extra sign bit.
1.3.5	INTM Status	Bit	
			e INTM bit globally enables or disables the maskable interrupts. This bit has effect on nonmaskable interrupts (those that cannot be blocked by software).
			When INTM = 0, all unmasked interrupts are enabled.
			When INTM = 1, all maskable interrupts are disabled.

#### 1.3.6 M40 Status Bit

- $\square$  When M40 = 0:
  - overflow is detected at bit position 31
  - the carry/borrow is detected at bit position 31
  - saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow)
  - TMS320C54x<sup>™</sup> DSP compatibility mode
  - for conditional instructions, the comparison against 0 (zero) is performed on 32 bits, ACx(31–0)
- $\square$  When M40 = 1:
  - overflow is detected at bit position 39
  - the carry/borrow is detected at bit position 39
  - saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)
  - for conditional instructions, the comparison against 0 (zero) is performed on 40 bits, ACx(39–0)

## 1.3.6.1 M40 Status Bit When Sign Shifting

In D-unit shifter:

- ☐ When shifting to the LSBs:
  - when M40 = 0, the input to the shifter is modified according to SXMD and then the modified input is shifted according to the shift quantity:
    - if SXMD = 0, 0 is substituted for the guard bits (39–32) as the input, instead of ACx(39–32), to the shifter
    - if SXMD = 1, bit 31 of the source operand is substituted for the guard bits (39–32) as the input, instead of ACx(39–32), to the shifter
  - bit 39 is extended according to SXMD
  - the shifted-out bit is extracted at bit position 0
- ☐ When shifting to the MSBs:
  - 0 is inserted at bit position 0
  - if M40 = 0, the shifted-out bit is extracted at bit position 31
  - $\blacksquare$  if M40 = 1, the shifted-out bit is extracted at bit position 39

<ul> <li>■ overflow is detected at bit position 31 (if an overflow is detected, the destination ACOVx bit is set)</li> <li>■ the carry/borrow is detected at bit position 31</li> <li>■ if SATD = 1, when an overflow is detected, ACx saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow)</li> <li>■ TMS320C54x™ DSP compatibility mode</li> <li>□ After shifting, unless otherwise noted, when M40 = 1:</li> <li>■ overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVx bit is set)</li> <li>■ the carry/borrow is detected at bit position 39</li> <li>■ if SATD = 1, when an overflow is detected, ACx saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)</li> <li>In A-unit ALU:</li> <li>□ When shifting to the LSBs, bit 15 is sign extended</li> <li>□ When shifting to the MSBs, 0 is inserted at bit position 0</li> <li>□ After shifting, unless otherwise noted:</li> <li>■ overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set)</li> <li>■ if SATA = 1, when an overflow is detected, register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)</li> <li>it When Logically Shifting</li> </ul>		After shifting, unless otherwise noted, when $M40 = 0$ :
<ul> <li>if SATD = 1, when an overflow is detected, ACx saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow)</li> <li>TMS320C54x™ DSP compatibility mode</li> <li>After shifting, unless otherwise noted, when M40 = 1:</li> <li>overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVx bit is set)</li> <li>the carry/borrow is detected at bit position 39</li> <li>if SATD = 1, when an overflow is detected, ACx saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)</li> <li>In A-unit ALU:</li> <li>When shifting to the LSBs, bit 15 is sign extended</li> <li>When shifting to the MSBs, 0 is inserted at bit position 0</li> <li>After shifting, unless otherwise noted:</li> <li>overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set)</li> <li>if SATA = 1, when an overflow is detected, register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)</li> </ul>		·
00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow)  ■ TMS320C54x™ DSP compatibility mode  □ After shifting, unless otherwise noted, when M40 = 1:  ■ overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVx bit is set)  ■ the carry/borrow is detected at bit position 39  ■ if SATD = 1, when an overflow is detected, ACx saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)  In A-unit ALU:  □ When shifting to the LSBs, bit 15 is sign extended  □ When shifting to the MSBs, 0 is inserted at bit position 0  □ After shifting, unless otherwise noted:  ■ overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set)  ■ if SATA = 1, when an overflow is detected, register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)		■ the carry/borrow is detected at bit position 31
<ul> <li>After shifting, unless otherwise noted, when M40 = 1:</li> <li>■ overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVx bit is set)</li> <li>■ the carry/borrow is detected at bit position 39</li> <li>■ if SATD = 1, when an overflow is detected, ACx saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)</li> <li>In A-unit ALU:</li> <li>□ When shifting to the LSBs, bit 15 is sign extended</li> <li>□ When shifting to the MSBs, 0 is inserted at bit position 0</li> <li>□ After shifting, unless otherwise noted:</li> <li>■ overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set)</li> <li>■ if SATA = 1, when an overflow is detected, register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)</li> </ul>		00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative
<ul> <li>overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVx bit is set)</li> <li>the carry/borrow is detected at bit position 39</li> <li>if SATD = 1, when an overflow is detected, ACx saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)</li> <li>In A-unit ALU:</li> <li>When shifting to the LSBs, bit 15 is sign extended</li> <li>When shifting to the MSBs, 0 is inserted at bit position 0</li> <li>After shifting, unless otherwise noted:</li> <li>overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set)</li> <li>if SATA = 1, when an overflow is detected, register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)</li> </ul>		■ TMS320C54x <sup>™</sup> DSP compatibility mode
destination ACOVx bit is set)  ■ the carry/borrow is detected at bit position 39  ■ if SATD = 1, when an overflow is detected, ACx saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)  In A-unit ALU:  □ When shifting to the LSBs, bit 15 is sign extended  □ When shifting to the MSBs, 0 is inserted at bit position 0  □ After shifting, unless otherwise noted:  ■ overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set)  ■ if SATA = 1, when an overflow is detected, register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)		After shifting, unless otherwise noted, when M40 = 1:
<ul> <li>if SATD = 1, when an overflow is detected, ACx saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)</li> <li>In A-unit ALU:</li> <li>When shifting to the LSBs, bit 15 is sign extended</li> <li>When shifting to the MSBs, 0 is inserted at bit position 0</li> <li>After shifting, unless otherwise noted:</li> <li>overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set)</li> <li>if SATA = 1, when an overflow is detected, register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)</li> </ul>		•
7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)  In A-unit ALU:  When shifting to the LSBs, bit 15 is sign extended  When shifting to the MSBs, 0 is inserted at bit position 0  After shifting, unless otherwise noted:  overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set)  if SATA = 1, when an overflow is detected, register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)		■ the carry/borrow is detected at bit position 39
<ul> <li>When shifting to the LSBs, bit 15 is sign extended</li> <li>When shifting to the MSBs, 0 is inserted at bit position 0</li> <li>After shifting, unless otherwise noted:</li> <li>■ overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set)</li> <li>■ if SATA = 1, when an overflow is detected, register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)</li> </ul>		7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative
<ul> <li>□ When shifting to the MSBs, 0 is inserted at bit position 0</li> <li>□ After shifting, unless otherwise noted:</li> <li>■ overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set)</li> <li>■ if SATA = 1, when an overflow is detected, register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)</li> </ul>	In A	-unit ALU:
<ul> <li>□ After shifting, unless otherwise noted:</li> <li>■ overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set)</li> <li>■ if SATA = 1, when an overflow is detected, register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)</li> </ul>		When shifting to the LSBs, bit 15 is sign extended
<ul> <li>overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set)</li> <li>if SATA = 1, when an overflow is detected, register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)</li> </ul>		When shifting to the MSBs, 0 is inserted at bit position 0
destination ACOVx bit is set)  ■ if SATA = 1, when an overflow is detected, register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)		After shifting, unless otherwise noted:
are 7FFFh (positive overflow) or 8000h (negative overflow)		·
it When Logically Shifting		
	it W	hen Logically Shifting

## 1.3.6.2 M40 Status Bit

In D-unit shifter:

- ☐ When shifting to the LSBs:
  - $\blacksquare$  if M40 = 0, 0 is inserted at bit position 31 and the guard bits (39–32) of the destination accumulator are cleared
  - if M40 = 1, 0 is inserted at bit position 39
  - the shifted-out bit is extracted at bit position 0 and stored in the CARRY status bit

- ☐ When shifting to the MSBs:
  - 0 is inserted at bit position 0
  - if M40 = 0, the shifted-out bit is extracted at bit position 31 and stored in the CARRY status bit, and the guard bits (39–32) of the destination accumulator are cleared
  - if M40 = 1, the shifted-out bit is extracted at bit position 39 and stored in the CARRY status bit

#### In A-unit ALU:

- ☐ When shifting to the LSBs:
  - 0 is inserted at bit position 15
  - the shifted-out bit is extracted at bit position 0 and stored in the CARRY status bit
- ☐ When shifting to the MSBs:
  - 0 is inserted at bit position 0
  - the shifted-out bit is extracted at bit position 15 and stored in the CARRY status bit

#### 1.3.7 RDM Status Bit

When the optional rnd or R keyword is applied to the instruction, then rounding is performed in the D-unit shifter. This is done according to RDM:

- When RDM = 0, the biased rounding to the infinite is performed. 8000h  $(2^{15})$  is added to the 40-bit result of the shift result.
- When RDM = 1, the unbiased rounding to the nearest is performed. According to the value of the 17 LSBs of the 40-bit result of the shift result,  $8000h (2^{15})$  is added:

```
if( 8000h < bit(15-0) < 10000h)
   add 8000h to the 40-bit result of the shift result.
else if( bit(15-0) == 8000h)
   if( bit(16) == 1)
   add 8000h to the 40-bit result of the shift result.</pre>
```

If a rounding has been performed, the 16 lowest bits of the result are cleared to 0.

### 1.3.8 SATA Status Bit

This status bit controls operations performed in the A unit.

- $\square$  When SATA = 0, no saturation is performed.
- ☐ When SATA = 1 and an overflow is detected, the destination register is saturated to 7FFFh (positive overflow) or 8000h (negative overflow).

## 1.3.9 SATD Status Bit

This status bit controls operations performed in the D unit.  $\square$  When SATD = 0, no saturation is performed. ☐ When SATD = 1 and an overflow is detected, the destination register is saturated. 1.3.10 SMUL Status Bit  $\square$  When SMUL = 0, the saturation mode is OFF. ☐ When SMUL = 1, the saturation mode is ON. When SMUL = 1, FRCT = 1, and SATD = 1, the result of 18000h  $\times$  18000h is saturated to 00 7FFF FFFFh (regardless of the value of the M40 bit). This forces the product of the two negative numbers to be a positive number. For multiplyand-accumulate/subtract instructions, the saturation is performed after the multiplication and before the addition/subtraction. 1.3.11 SXMD Status Bit This status bit controls operations performed in the D unit. ☐ When SXMD = 0, input operands are zero extended. ☐ When SXMD = 1, input operands are sign extended.

## 1.3.12 Test Control Status Bit (TCx)

The test control status bits (TC1 or TC2) hold the result of a test performed by the instruction.

## 1.4 Instruction Set Notes and Rules

## 1.4.1 Notes

Mnemonic syntax keywords and operand modifiers are case insensitive. You can write:

```
ABDST *AR0, *ar1, AC0, ac1

or

aBdST *ar0, *aR1, aC0, Ac1
```

 Operands for commutative operations (+, \*, &, |, ^) can be arranged in any order.

## 1.4.2 Rules

☐ Simple instructions are not allowed to span multiple lines. One exception, single instructions that use the double colons, ::, notation to imply parallelism. These instructions may be split up following the :: notation.

The following example shows a single instruction (dual multiply) occupying two lines:

```
MPYR40 uns(Xmem), uns(Cmem), ACx
:: MPYR40 uns(Ymem), uns(Cmem), ACy
```

☐ User-defined parallelism instructions (using || notation) are allowed to span multiple lines. For example, all of the following instructions are legal:

```
MOV AC0, AC1 || MOV AC2, AC3

MOV AC0, AC1 ||

MOV AC2, AC3

MOV AC0, AC1

|| MOV AC2, AC3

MOV AC0, AC1

|| MOV AC2, AC3
```

#### 1.4.2.1 Reserved Words

Register names are reserved and they may not be used as names of identifiers, labels, etc. Mnemonic syntax names are not reserved.

## 1.4.2.2 Mnemonic Syntax Roots

The following root words are used in the mnemonic syntax.

Root	Meaning		
ABS	Absolute value		
ADD	Addition		
AND	Bitwise AND		
В	Branch		
CALL	Function call		
CLR	Assign the value to 0		
CMP	Compare		
CNT	Count		
EXP	Exponent		
MAC	Multiply and accumulate		
MAR	Modify auxiliary register content		
MAS	Multiply and subtract		
MAX	Maximum		
MIN	Minimum		
MOV	Move data		
MPY	Multiply		
NEG	Negate (2s complement)		
NOT	Bitwise complement (1s complement)		
OR	Bitwise OR		
POP	Pop from top of the stack		
PSH	Push to top of the stack		
RET	Return		
ROL	Rotate left		
ROR	Rotate right		
RPT	Repeat		
SAT	Saturate		
SET	Assign the value to 1		
SFT	Shift (left or right depending on sign of shift count)		
SQA	Square and add		
SQR	Square		
SQS	Square and subtract		
SUB	Subtraction		

SWAP Swap register contents

TST Test bit

XOR Bitwise exclusive-OR (XOR)

XPA Expand XTR Extract

## 1.4.2.3 Mnemonic Syntax Prefixes

The following prefixes are used in the mnemonic syntax.

## **Prefix Meaning**

A Instruction happens in address phase and is subject to circular addressing effects. Also, it occurs in the DAGEN functional unit and cannot be placed in parallel with any instruction that uses dual addressing mode.

B Bit instruction. Note that B is also a root (branch), suffix (borrow), and prefix (bit). The differences in context should prevent any confusion.

## 1.4.2.4 Mnemonic Syntax Suffixes

Suffixes can be combined. For the multiply variant instructions, the combination order is: M K R {40, A, Z, or U}. This list does not imply that all of the suffixes will ever be combined at once; but, when they are combined, they will be in this order.

Suffix	Meaning
40	Enables the M40 mode (all 40 bits of the accumulator count)
В	Borrow
С	Carry
CC	Conditional
I	Enable interrupts
K	Multiply has a constant operand
L	Logical shift (left or right depending on sign of shift count)
M	This instruction has the option of assigning a memory operand to T3; regardless of whether that assignment actually occurs.
R	Round
S	Signed shift (left or right depending on sign of shift count)
U	Unsigned
V	Absolute value

Delay on the memory operand

Ζ

## 1.4.2.5 Literal and Address Operands

Literals in the mnemonic strings are denoted as K or k fields. In the Smem address modes that require an offset, the offset is also a literal (K16 or k3). 8-bit and 16-bit literals are allowed to be linktime-relocatable; for other literals, the value must be known at assembly time.

Addresses are the elements of the mnemonic strings denoted by P, L, and I. Further, 16-bit and 24-bit absolute address Smem modes are addresses, as is the dma Smem mode, denoted by the @ syntax. Addresses may be assembly-time constants or symbolic linktime-known constants or expressions.

Both literals and addresses follow syntax rule 1. For addresses only, rules 2 and 3 also apply.

## Rule 1

A valid address or literal is a # followed by one of the following:

- **a number** (#123)
- an identifier (#F00)
- a parenthesized expression (#(FOO + 2))

Note that # is not used inside the expression.

## Rule 2

When an address is used in a dma, the address does not need to have a leading #, be it a number, a symbol or an expression. These are all legal:

@#123

@123

@#foo

@foo

@#(foo+2)

@(foo+2)

#### Rule 3

When used in contexts other than dma (such as branch targets or Smemabsolute address), addresses generally need a leading #. As a convenience, the # may be omitted in front of an identifier. These are all legal:

Branch	Absolute Address
B #123	*(#123)
B #foo	*(#foo)
B foo	*(foo)
B #(foo+2)	*(#(foo+2))
These are illegal:	
B 123	* (123)
B (foo+2)	*((foo+2))

## 1.4.2.6 Memory Operands

- Syntax of Smem is the same as that of Lmem or Baddr.
- In the following instruction syntaxes, Smem cannot reference to a memory-mapped register (MMR). No instruction can access a byte within a memory-mapped register. If Smem is an MMR in one of the following syntaxes, the DSP sends a hardware bus-error interrupt (BERRINT) request to the CPU.

```
MOV [uns(]high_byte(Smem)[)], dst
MOV [uns(]low_byte(Smem)[)], dst
MOV high_byte(Smem) << #SHIFTW, ACx
MOV low_byte(Smem) << #SHIFTW, ACx
MOV src, high_byte(Smem)
MOV src, low byte(Smem)</pre>
```

- Syntax of Xmem is the same as that of Ymem.
- ☐ Syntax of coefficient operands, Cmem:

```
*CDP

*CDP+

*CDP-

*(CDP + T0), when C54CM = 0

*(CDP + AR0), when C54CM = 1
```

When an instruction uses a Cmem operand with paralleled instructions, the pointer modification of the Cmem operand must be the same for both instructions of the paralleled pair or the assembler generates an error. For example:

```
MAC *AR2+, *CDP+, AC0 :: MAC *AR3+, *CDP+, AC1
```

☐ An optional mmr prefix is allowed to be specified for indirect memory operands, for example, mmr (\*ARO). This is an assertion by you that this is an access to a memory-mapped register. The assembler checks whether such access is legal in given circumstances.

The mmr prefix is supported for Xmem, Ymem, indirect Smem, indirect Lmem, and Cmem operands. It is not supported for direct memory operands; it is expected that an explicit mmap() instruction is used in conjunction with direct memory operands to indicate MMR access.

Note that the mmr prefix is part of the syntax. It is an implementation restriction that mmr cannot exchange positions with other prefixes around the memory operand, such as dbl or uns. If several prefixes are specified, mmr must be the innermost prefix. Thus, uns(mmr(\*AR0)) is legal, but mmr(uns(\*AR0)) is not legal.

- ☐ The following indirect operands **cannot** be used for accesses to I/O space. An instruction using one of these operands requires a 2-byte extension for the constant. This extension would prevent the use of the port() qualifier needed to indicate an I/O-space access.
  - \*ARn(#K16)
  - \*+ARn(#K16)
  - \*CDP(#K16)
  - \*+CDP(#K16)

Also, the following instructions that include the delay operation cannot be used for accesses to I/O space:

```
DELAY Smem

MACM[R]Z [T3 = ] Smem, Cmem, ACx
```

Any illegal access to I/O space will generate a hardware bus-error interrupt (BERRINT) to be handled by the CPU.

## 1.4.2.7 Operand Modifiers

Operand modifiers look like function calls on operands. Note that uns is an operand modifier meaning unsigned and that the instruction suffix U also means unsigned. The operand modifier uns is used when the operand is modified on the way to the rest of the operation (MAC). The instruction suffix U is used when the whole operation is affected (MPYMU, CMPU, BCCU).

Modifier	Meaning	
dbl	Access a true 32-bit memory operand	
dual	Access a 32-bit memory operand for use as two independent 16-bit halves of the given operation	
HI	Access upper 16 bits of the accumulator	
high_byte	Access the high byte of the memory location	
LO	Access lower 16 bits of the accumulator	
low_byte	Access the low byte of the memory location	
pair	Dual register access	
rnd	Round	
saturate	Saturate	
uns	Unsigned operand (not used in MOV instructions)	

When an instruction uses a Cmem operand with paralleled instructions and the Cmem operand is defined as unsigned (uns), both Cmem operands of the paralleled pair must be defined as unsigned (and reciprocally).

When an instruction uses both Xmem and Ymem operands with paralleled instructions and the Xmem operand is defined as unsigned (uns), Ymem operand must also be defined as unsigned (and reciprocally).

## 1.5 Nonrepeatable Instructions

Table 1–4 lists the instructions that cannot be used in a repeatable instruction.

Table 1-4. Nonrepeatable Instructions

Instruction Description	Mnemonic Syntax That Cannot Be Repeated
B: Branch Unconditionally	B ACx
	B L7
	B L16
	B P24
BCC: Branch Conditionally	BCC I4, cond
	BCC L8, cond
	BCC L16, cond
	BCC P24, cond
BCC: Branch on Auxiliary Register Not Zero	BCC L16, ARn_mod != #0
BCC: Compare and Branch	BCC[U] L8, src RELOP K8
BCLR: Clear Status Register Bit	BCLR k4, STx_55
	BCLR f-name
BSET: Set Status Register Bit	BSET k4, STx_55
	BSET f-name
CALL: Call Unconditionally	CALL ACx
	CALL L16
	CALL P24
CALLCC: Call Conditionally	CALLCC L16, cond
	CALLCC P24, cond
IDLE	IDLE
INTR: Software Interrupt	INTR k5
MOV: Load CPU Register from Memory	MOV Smem, DP
	MOV dbl(Lmem), RETA
MOV: Load CPU Register with Immediate Value	MOV k16, DP
MOV: Move CPU Register Content to Auxiliary or Temporary Register	MOV RPTC, TAx

Table 1-4. Nonrepeatable Instructions (Continued)

Instruction Description	Mnemonic Syntax That Cannot Be Repeated
MOV: Store CPU Register Content to Memory	MOV RETA, dbl(Lmem)
RESET: Software Reset	RESET
RET: Return Unconditionally	RET
RETCC: Return Conditionally	RETCC cond
RETI: Return from Interrupt	RETI
ROUND: Round Accumulator Content	ROUND [ACx,] ACy
RPT: Repeat Single Instruction Unconditionally	RPT k8
	RPT k16
	RPT CSR
RPTADD: Repeat Single Instruction	RPTADD CSR, TAx
Unconditionally and Increment CSR	RPTADD CSR, k4
RPTB: Repeat Block of Instructions	RPTBLOCAL pmad
Unconditionally	RPTB pmad
RPTCC: Repeat Single Instruction Conditionally	RPTCC k8, cond
RPTSUB: Repeat Single Instruction Unconditionally and Decrement CSR	RPTSUB CSR, k4
TRAP: Software Trap	TRAP k5
XCC: Execute Conditionally	XCC [label, ]cond
	XCCPART [label, ]cond

## **Parallelism Features and Rules**

This chapter describes the parallelism features and rules of the TMS320C55x $^{\text{TM}}$  DSP mnemonic instruction set.

Topic Pag	
Parallelism Features	2-2
Parallelism Basics	2-3
Resource Conflicts	2-4
Soft-Dual Parallelism	2-5
Execute Conditionally Instructions	2-6
Other Exceptions	2-7
	Parallelism Features  Parallelism Basics  Resource Conflicts  Soft-Dual Parallelism  Execute Conditionally Instructions

## 2.1 Parallelism Features

The C55x<sup>™</sup> DSP architecture enables you to execute two instructions in parallel within the same cycle of execution. The types of parallelism are:

☐ Built-in parallelism within a single instruction.

Some instructions perform two different operations in parallel. Double colons, ::, are used to separate the two operations. This type of parallelism is also called implied parallelism. For example:

```
MPY *AR0, *CDP, AC0
:: MPY *AR1, *CDP, AC1
```

This is a single instruction. The data referenced by AR0 is multiplied by the coefficient referenced by CDP. At the same time, the data referenced by AR1 is multiplied by the same coefficient (CDP).

User-defined parallelism between two instructions.

Two instructions may be paralleled by you or the C compiler. The parallel bars, ||, are used to separate the two instructions to be executed in parallel. For example:

```
MPYM *AR1-, *CDP, AC1
|| XOR AR2, T1
```

The first instruction performs a multiplication in the D-unit. The second instruction performs a logical operation in the A-unit ALU.

Built-in parallelism can be combined with user-defined parallelism. For example:

```
MPYM T3=*AR3+, AC1, AC2
|| MOV #5, AR1
```

The first instruction includes implied parallelism. The second instruction is paralleled by you.

2-2 Parallelism Features and Rules

## 2.2 Parallelism Basics

In th	ne parallel pair, all of these constraints must be met:
	Total size of both instructions may not exceed 6 bytes.
	No resource conflicts as detailed in section 2.3.
	One instruction must have a parallel enable bit or the pair must qualify for soft-dual parallelism as detailed in section 2.4.
	No memory operand may use an addressing mode that requires a constant that is 16 bits or larger:
	<pre>*abs16(#k16)  *(#k23) port(#k16)  *ARn(K16)  *+ARn(K16)  *CDP(K16)  *+CDP(K16)</pre>
	The following instructions cannot be in parallel:
	■ BCC P24, cond ■ CALLCC P24, cond ■ IDLE ■ INTR k5 ■ RESET ■ TRAP k5
	Neither instruction in the parallel pair can use any of these instruction or operand modifiers:
	<pre>mmap() port() <instruction>.CR <instruction>.LR</instruction></instruction></pre>
	A particular register or memory location can only be written once per pipeline phase. Violations of this rule take many forms. Loading the same register twice is a simple case. Other cases include:

■ Conflicting address mode modifications (for example, \*AR2+ versus

■ Combining a SWAP instruction (modifies all of its registers) with any

other instruction that writes one of the same registers

\*AR2-)

	<ul> <li>Data stack pointer (XSP) or system stack pointer (XSSP) modifications cannot be combined with any of the following instructions:</li> <li>Call Conditionally, (if (cond) call instructions)</li> <li>Call Unconditionally, (call instructions)</li> <li>Push to top of Stack (push instructions)</li> <li>Pop from top of Stack (pop instructions)</li> <li>Return Conditionally, (if (cond) return instructions)</li> <li>Return Unconditionally, (return instructions)</li> <li>Return from Interrupt, (return_int, instructions)</li> <li>trap or intr instructions</li> </ul>
	When both instructions in a parallel pair modify a status bit, the value of that status bit becomes undefined.
2.3 Resource C	onflicts
	Every instruction uses some set of operators, address generation units, and buses, collectively called resources, while executing. To determine which resources are used by a specific instruction, see Table 4–1. Two instructions in parallel use all the resources of the individual instructions. A resource conflict occurs when two instructions use a combination of resources that is not supported on the C55x device. This section details the resource conflicts.
2.3.1 Operators	
	You may use each of these operators only once:
	<ul> <li>□ D Unit ALU</li> <li>□ D Unit Shift</li> <li>□ D Unit Swap</li> <li>□ A Unit Swap</li> <li>□ A Unit ALU</li> <li>□ P Unit</li> </ul>
	For an instruction that uses multiple operators, any other instruction that uses one or more of those same operators may not be placed in parallel.
2.3.2 Address Go	eneration Units
	You may use no more than the indicated number of data address generation units:
	<ul><li>2 Data Address (DA) Generation Units</li><li>1 Coefficient Address (CA) Generation Unit</li></ul>

☐ 1 Stack Address (SA) Generation Unit

Parallelism Features and Rules

#### **2.3.3 Buses**

You may use no more than the indicated number of buses:

2 Data Read (DR) Buses
1 Coefficient Read (CR) Bus
2 Data Write (DW) Buses
1 ACB Bus – brings D-unit registers to A-unit and P-unit operators
1 KAB Bus – Constant Bus
1 KDB Bus – Constant Bus

#### 2.4 Soft-Dual Parallelism

Instructions that reference memory operands do not have parallel enable bits. Two such instructions may still be combined with a type of parallelism called soft-dual parallelism. The constraints of soft-dual parallelism are:

- □ Both memory operands must meet the constraints of the dual AR indirect addressing mode (Xmem and Ymem), as described in section 3.4.2. The operands available for the dual AR indirect addressing mode are:
  - \*ARn
  - \*ARn+
  - \*ARn-
  - \*(ARn + AR0)
  - \*(ARn + T0)
  - \*(ARn AR0)
  - \*(ARn T0)
  - \*ARn(AR0)
  - \*ARn(T0)
  - \*(ARn + T1)
  - \*(ARn − T1)
- Neither instruction can contain any of the following:
  - Instructions embedding high\_byte(Smem) and low\_byte(Smem):
    - MOV [uns(]high byte(Smem)[)], dst
    - MOV [uns(]low byte(Smem)[)], dst
    - MOV low\_byte(Smem) << #SHIFTW, ACx
    - MOV high byte(Smem) << #SHIFTW, ACx
    - MOV src, high byte(Smem)
    - MOV src, low byte(Smem)

- These instructions that read and write the same memory location:
  - BCLR src, Smem
  - BNOT src, Smem
  - BSET src, Smem
  - BTSTCLR k4, Smem, TCx
  - BTSTNOT k4, Smem, TCx
  - BTSTSET k4, Smem, TCx
- ☐ With regard to soft-dual parallelism, the AMAR Smem instruction has the same properties as any memory reference instruction.

#### 2.4.1 Soft-Dual Parallelism of MAR Instructions

Although the following modify auxiliary register (MAR) instructions do not reference memory and do not have parallel enable bits, they may be combined together or with any other memory reference instructions (not limited to Xmem/Ymem) to form soft-dual parallelism.

□ AADD TAX, TAY□ AADD k8, TAX□ AMOV TAX, TAY□ AMOV k8, TAX□ ASUB TAX, TAY□ ASUB k8, TAX

Note that this is not the full list of MAR instructions; instructions  ${\tt AMOV}$  D16,  ${\tt TAx}$  and  ${\tt AMAR}$  Smem are not included.

#### 2.5 Execute Conditionally Instructions

The parallelization of the execute conditionally (XCC) instructions does not adhere to the descriptions in this chapter. All of the specific instances of legal XCC parallelism are covered in the XCC descriptions in Chapter 5.

2-6 Parallelism Features and Rules SWPU067E

## 2.6 Other Exceptions

The following are other exceptions not covered elsewhere in this chapter.

- ☐ An instruction that reads the repeat counter register (RPTC) may not be combined with any single-repeat instruction:
  - RPT
  - RPTADD
  - RPTSUB
  - RPTCC

SWPU067E Parallelism Features and Rules 2-7

2-8 Parallelism Features and Rules SWPU067E

# Chapter 3

# **Introduction to Addressing Modes**

This chapter provides an introduction to the addressing modes of the TMS320C55 $x^{\text{TM}}$  DSP.

Topi	С	P	age
3.1	Introduction to the Addressing Modes		3-2
3.2	Absolute Addressing Modes		3-3
3.3	Direct Addressing Modes		3-4
3.4	Indirect Addressing Modes		3-6
3.5	Circular Addressing		3-21

### 3.1 Introduction to the Addressing Modes

The TMS320C55x DSP supports three types of addressing modes that enable flexible access to data memory, to memory-mapped registers, to register bits, and to I/O space:

- ☐ The absolute addressing mode allows you to reference a location by supplying all or part of an address as a constant in an instruction.
- ☐ The direct addressing mode allows you to reference a location using an address offset.
- ☐ The indirect addressing mode allows you to reference a location using a pointer.

Each addressing mode provides one or more types of operands. An instruction that supports an addressing-mode operand has one of the following syntax elements listed in Table 3–1.

Table 3–1. Addressing-Mode Operands

Syntax Element(s)	Description	
Baddr	When an instruction contains Baddr, that instruction can access one or two bits in an accumulator (AC0–AC3), an auxiliary register (AR0–AR7), or a temporary register (T0–T3). Only the register bit test/set/clear/complement instructions support Baddr. As you write one of these instructions, replace Baddr with a compatible operand.	
Cmem	When an instruction contains Cmem, that instruction can access a single word (16 bits) of data from data memory. As you write the instruction, replace Cmem with a compatible operand.	
Lmem	When an instruction contains Lmem, that instruction can access a long word (32 bits) of data from data memory or from a memory-mapped registers. As you write the instruction, replace Lmem with a compatible operand.	
Smem	When an instruction contains Smem, that instruction can access a single word (16 bits) of data from data memory, from I/O space, or from a memory-mapped register. As you write the instruction, replace Smem with a compatible operand.	
Xmem and Ymem	When an instruction contains Xmem and Ymem, that instruction can perform two simultaneous 16-bit accesses to data memory. As you write the instruction, replace Xmem and Ymem with compatible operands.	

#### 3.2 Absolute Addressing Modes

Table 3–2 lists the absolute addressing modes available.

Table 3-2. Absolute Addressing Modes

Addressing Mode	Description
k16 absolute	This mode uses the 7-bit register called DPH (high part of the extended data page register) and a 16-bit unsigned constant to form a 23-bit data-space address. This mode is used to access a memory location or a memory-mapped register.
k23 absolute	This mode enables you to specify a full address as a 23-bit unsigned constant. This mode is used to access a memory location or a memory-mapped register.
I/O absolute	This mode enables you to specify an I/O address as a 16-bit unsigned constant. This mode is used to access a location in I/O space.

#### 3.2.1 k16 Absolute Addressing Mode

The k16 absolute addressing mode uses the operand \*abs16(#k16), where k16 is a 16-bit unsigned constant. DPH (the high part of the extended data page register) and k16 are concatenated to form a 23-bit data-space address.

An instruction using this addressing mode encodes the constant as a 2-byte extension to the instruction. Because of the extension, an instruction using this mode cannot be executed in parallel with another instruction.

#### 3.2.2 k23 Absolute Addressing Mode

The k23 absolute addressing mode uses the operand \*(#k23), where k23 is a 23-bit unsigned constant. An instruction using this addressing mode encodes the constant as a 3-byte extension to the instruction (the most-significant bit of this 3-byte extension is discarded). Because of the extension, an instruction using this mode cannot be executed in parallel with another instruction.

Instructions using the operand \*(#k23) to access the memory operand Smem cannot be used in a repeatable instruction. See Table 1–4 for a list of these instructions.

#### 3.2.3 I/O Absolute Addressing Mode

The I/O absolute addressing mode uses the port() operand qualifier. Enclose a 16-bit unsigned constant in the parentheses of the port() qualifier, port(#k16); there is no preceding asterisk, \*, in this operand.

An instruction using this addressing mode encodes the constant as a 2-byte extension to the instruction. Because of the extension, an instruction using this mode cannot be executed in parallel with another instruction. The DELAY and MACMZ instructions cannot use this mode.

#### 3.3 Direct Addressing Modes

Table 3–3 lists the direct addressing modes available.

Table 3-3. Direct Addressing Modes

Addressing Mode	Descriptio	n	
DP direct	page regis	nis mode uses the main data page specified by DPH (high part of the extended data age register) in conjunction with the data page register (DP). This mode is used to coess a memory location or a memory-mapped register.	
SP direct	pointers) in	This mode uses the main data page specified by SPH (high part of the extended stack pointers) in conjunction with the data stack pointer (SP). This mode is used to access tack values in data memory.	
Register-bit direct	This mode uses an offset to specify a bit address. This mode is used to access one register bit or two adjacent register bits.		
PDP direct	This mode uses the peripheral data page register (PDP) and an offset to specify an I/O address. This mode is used to access a location in I/O space.		
		direct and SP direct addressing modes are mutually exclusive. The elected depends on the CPL bit in status register ST1_55:	
	CPL	Addressing Mode Selected	
	0	DP direct addressing mode	
	1	SP direct addressing mode	

The register-bit and PDP direct addressing modes are independent of the CPL bit.

#### 3.3.1 DP Direct Addressing Mode

When an instruction uses the DP direct addressing mode, a 23-bit address is formed. The 7 MSBs are taken from DPH that selects one of the 128 main data pages (0 through 127). The 16 LSBs are the sum of two values:

- ☐ The value in the data page register (DP). DP identifies the start address of a 128-word local data page within the main data page. This start address can be any address within the selected main data page.
- A 7-bit offset (Doffset) calculated by the assembler. The calculation depends on whether you are accessing data memory or a memory-mapped register (using the mmap() qualifier).

The concatenation of DPH and DP is called the extended data page register (XDP). You can load DPH and DP individually, or you can use an instruction that loads XDP.

#### 3.3.2 SP Direct Addressing Mode

When an instruction uses the SP direct addressing mode, a 23-bit address is formed. The 7 MSBs are taken from SPH. The 16 LSBs are the sum of the SP value and a 7-bit offset that you specify in the instruction. The offset can be a value from 0 to 127. The concatenation of SPH and SP is called the extended data stack pointer (XSP). You can load SPH and SP individually, or you can use an instruction that loads XSP.

On the first main data page, addresses 00 0000h–00 005Fh are reserved for the memory-mapped registers. If any of your data stack is in main data page 0, make sure it uses only addresses 00 0060h–00 FFFFh on that page.

#### 3.3.3 Register-Bit Direct Addressing Mode

In the register-bit direct addressing mode, the offset you supply in the operand, @bitoffset, is an offset from the LSB of the register. For example, if bitoffset is 0, you are addressing the LSB of a register. If bitoffset is 3, you are addressing bit 3 of the register.

Only the register bit test/set/clear/complement instructions support this mode. These instructions enable you to access bits in the following registers only: the accumulators (AC0–AC3), the auxiliary registers (AR0–AR7), and the temporary registers (T0–T3).

#### 3.3.4 PDP Direct Addressing Mode

When an instruction uses the PDP direct addressing mode, a 16-bit I/O address is formed. The 9 MSBs are taken from the 9-bit peripheral data page register (PDP) that selects one of the 512 peripheral data pages (0 through 511). Each page has 128 words (0 to 127). You select a particular word by specifying a 7-bit offset (Poffset) in the instruction. For example, to access the first word on a page, use an offset of 0.

You must use a port() qualifier to indicate that you are accessing an I/O-space location rather than a data-memory location. The port() qualifier must enclose the qualified read or write operand.

### 3.4 Indirect Addressing Modes

Table 3–4 list the indirect addressing modes available. You may use these modes for linear addressing or circular addressing.

Table 3-4. Indirect Addressing Modes

Addressing Mode	Description
AR indirect	This mode uses one of eight auxiliary registers (AR0–AR7) to point to data. The way the CPU uses the auxiliary register to generate an address depends on whether you are accessing data space (memory or memory-mapped registers), individual register bits, or I/O space.
Dual AR indirect	This mode uses the same address-generation process as the AR indirect addressing mode. This mode is used with instructions that access two or more data-memory locations.
CDP indirect	This mode uses the coefficient data pointer (CDP) to point to data. The way the CPU uses CDP to generate an address depends on whether you are accessing data space (memory or memory-mapped registers), individual register bits, or I/O space.
Coefficient indirect	This mode uses the same address-generation process as the CDP indirect addressing mode. This mode is available to support instructions that can access a coefficient in data memory at the same time they access two other data-memory values using the dual AR indirect addressing mode.

#### 3.4.1 AR Indirect Addressing Mode

The AR indirect addressing mode uses an auxiliary register ARn (n = 0, 1, 2, 3, 4, 5, 6, or 7) to point to data. The way the CPU uses ARn to generate an address depends on the access type:

For An Access To	ARn Contains
Data space (memory or registers)	The 16 least significant bits (LSBs) of a 23-bit address. The 7 most significant bits (MSBs) are supplied by ARnH, which is the high part of extended auxiliary register XARn. For accesses to data space, use an instruction that loads XARn; ARn can be individually loaded, but ARnH cannot be loaded.
A register bit (or bit pair)	A bit number. Only the register bit test/set/clear/complement instructions support AR indirect accesses to register bits. These instructions enable you to access bits in the following registers only: the accumulators (AC0–AC3), the auxiliary registers (AR0–AR7), and the temporary registers (T0–T3).
I/O space	A 16-bit I/O address.

The AR indirect addressing-mode operand available depends on the ARMS bit of status register ST2\_55:

ARMS	DSP Mode or Control Mode
0	DSP mode. The CPU can use the list of DSP mode operands (Table 3–5), which provide efficient execution of DSP-intensive applications.
1	Control mode. The CPU can use the list of control mode operands (Table 3–6), which enable optimized code size for control system applications.

Table 3–5 (page 3-8) introduces the DSP operands available for the AR indirect addressing mode. Table 3–6 (page 3-12) introduces the control mode operands. When using the tables, keep in mind that:

- □ Both pointer modification and address generation are linear or circular according to the pointer configuration in status register ST2\_55. The content of the appropriate 16-bit buffer start address register (BSA01, BSA23, BSA45, or BSA67) is added only if circular addressing is activated for the chosen pointer.
- All additions to and subtractions from the pointers are done modulo 64K. You cannot address data across main data pages without changing the value in the extended auxiliary register (XARn).

Table 3–5. DSP Mode Operands for the AR Indirect Addressing Mode

Operand	Pointer Modification	Supported Access Types
*ARn	ARn is not modified.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*ARn+	ARn is incremented after the address is generated:	Data-memory (Smem, Lmem)
	If 16-bit/1-bit operation: ARn = ARn + 1 If 32-bit/2-bit operation: ARn = ARn + 2	Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*ARn-	ARn is decremented after the address is generated:	Data-memory (Smem, Lmem)
	If 16-bit/1-bit operation: $ARn = ARn - 1$ If 32-bit/2-bit operation: $ARn = ARn - 2$	Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*+ARn	ARn is incremented before the address is generated: If 16-bit/1-bit operation: ARn = ARn + 1 If 32-bit/2-bit operation: ARn = ARn + 2	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*–ARn	ARn is decremented before the address is generated: If 16-bit/1-bit operation: $ARn = ARn - 1$ If 32-bit/2-bit operation: $ARn = ARn - 2$	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*(ARn + AR0)	The 16-bit signed constant in AR0 is added to ARn after	Data-memory (Smem, Lmem)
	the address is generated: ARn = ARn + AR0	Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Register bit (Baddr)
		I/O-space (Smem)

Table 3–5. DSP Mode Operands for the AR Indirect Addressing Mode (Continued)

Operand	Pointer Modification	Supported Access Types
*(ARn + T0)	The 16-bit signed constant in T0 is added to ARn after the address is generated: $ARn = ARn + T0$	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	Register bit (Baddr)
	to double when too fort on to double at accomply time.	I/O-space (Smem)
*(ARn – AR0)	The 16-bit signed constant in AR0 is subtracted from ARn	Data-memory (Smem, Lmem)
	after the address is generated: ARn = ARn – AR0	Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Register bit (Baddr)
	is assure when to toni_on is active at assembly time.	I/O-space (Smem)
*(ARn – T0)	The 16-bit signed constant in T0 is subtracted from ARn	Data-memory (Smem, Lmem)
	after the address is generated: ARn = ARn – T0	Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	Register bit (Baddr)
		I/O-space (Smem)
*ARn(AR0)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant in AR0 is used as an offset from that base pointer.  This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*ARn(T0)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant in T0 is used as an offset from that base pointer.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	Register bit (Baddr)
	is usable when .co+chi_on is active at assembly time.	I/O-space (Smem)
*ARn(T1)	ARn is not modified. ARn is used as a base pointer. The	Data-memory (Smem, Lmem)
	16-bit signed constant in T1 is used as an offset from that base pointer.	Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)

Table 3–5. DSP Mode Operands for the AR Indirect Addressing Mode (Continued)

Operand	Pointer Modification	Supported Access Types
*(ARn + T1)	The 16-bit signed constant in T1 is added to ARn after the address is generated: $ARn = ARn + T1$	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*(ARn – T1)	The 16-bit signed constant in T1 is subtracted from ARn after the address is generated: $ARn = ARn - T1$	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*(ARn + AR0B)	The 16-bit signed constant in AR0 is added to ARn after	Data-memory (Smem, Lmem)
	the address is generated:  ARn = ARn + AR0  (The addition is done with reverse carry propagation)	Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Register bit (Baddr)
		I/O-space (Smem)
	Note: When this bit-reverse operand is used, ARn cannot be used as a circular pointer. If ARn is configured in ST2_55 for circular addressing, the corresponding buffer start address register value (BSAxx) is added to ARn, but ARn is not modified so as to remain inside a circular buffer.	
*(ARn + T0B)	The 16-bit signed constant in T0 is added to ARn after the address is generated:  ARn = ARn + T0  (The addition is done with reverse carry propagation)	Data-memory (Smem, Lmem) Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	Register bit (Baddr) I/O-space (Smem)
	Note: When this bit-reverse operand is used, ARn cannot be used as a circular pointer. If ARn is configured in ST2_55 for circular addressing, the corresponding buffer start address register value (BSAxx) is added to ARn, but ARn is not modified so as to remain inside a circular buffer.	

Table 3–5. DSP Mode Operands for the AR Indirect Addressing Mode (Continued)

Operand	Pointer Modification	Supported Access Types
*(ARn – AR0B)	The 16-bit signed constant in AR0 is subtracted from ARn after the address is generated:  ARn = ARn - AR0  (The subtraction is done with reverse carry propagation)	Data-memory (Smem, Lmem)  Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Register bit (Baddr) I/O-space (Smem)
	Note: When this bit-reverse operand is used, ARn cannot be used as a circular pointer. If ARn is configured in ST2_55 for circular addressing, the corresponding buffer start address register value (BSAxx) is added to ARn, but ARn is not modified so as to remain inside a circular buffer.	
*(ARn – T0B)	The 16-bit signed constant in T0 is subtracted from ARn after the address is generated:  ARn = ARn - T0  (The subtraction is done with reverse carry propagation)	Data-memory (Smem, Lmem)  Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	Register bit (Baddr) I/O-space (Smem)
	Note: When this bit-reverse operand is used, ARn cannot be used as a circular pointer. If ARn is configured in ST2_55 for circular addressing, the corresponding buffer start address register value (BSAxx) is added to ARn, but ARn is not modified so as to remain inside a circular buffer.	
*ARn(#K16)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant (K16) is used as an offset from that base pointer.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	Note: When an instruction uses this operand, the constant is encoded in a 2-byte extension to the instruction. Because of the extension, an instruction using this operand cannot be executed in parallel with another instruction.	Register bit (Baddr)
*+ARn(#K16)	The 16-bit signed constant (K16) is added to ARn before	Data-memory (Smem, Lmem)
	the address is generated: ARn = ARn + K16	Memory-mapped register (Smem, Lmem)
	Note: When an instruction uses this operand, the constant is encoded in a 2-byte extension to the instruction. Because of the extension, an instruction using this operand cannot be executed in parallel with another instruction.	Register bit (Baddr)

Table 3-6. Control Mode Operands for the AR Indirect Addressing Mode

Operand	Pointer Modification	Supported Access Types
*ARn	ARn is not modified.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*ARn+	ARn is incremented after the address is generated:	Data-memory (Smem, Lmem)
	If 16-bit/1-bit operation: ARn = ARn + 1 If 32-bit/2-bit operation: ARn = ARn + 2	Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*ARn-	ARn is decremented after the address is generated:	Data-memory (Smem, Lmem)
	If 16-bit/1-bit operation: ARn = ARn - 1 If 32-bit/2-bit operation: ARn = ARn - 2	Memory-mapped register Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*(ARn + AR0)	The 16-bit signed constant in AR0 is added to ARn after the address is generated:  ARn = ARn + AR0  This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*(ARn + T0)	The 16-bit signed constant in T0 is added to ARn after the address is generated:  ARn = ARn + T0	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at	Register bit (Baddr)
	assembly time.	I/O-space (Smem)
*(ARn – AR0)	The 16-bit signed constant in AR0 is subtracted from	Data-memory (Smem, Lmem)
	ARn after the address is generated: ARn = ARn – AR0	Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Register bit (Baddr)
		I/O-space (Smem)

Table 3–6. Control Mode Operands for the AR Indirect Addressing Mode (Continued)

Operand	Pointer Modification	Supported Access Types
*(ARn – T0)	The 16-bit signed constant in T0 is subtracted from ARn after the address is generated: $ARn = ARn - T0$	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at	Register bit (Baddr)
	assembly time.	I/O-space (Smem)
*ARn(AR0)	ARn is not modified. ARn is used as a base pointer. The	Data-memory (Smem, Lmem)
	16-bit signed constant in AR0 is used as an offset from that base pointer.	Memory-mapped register (Smem, Lmem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	Register bit (Baddr)
		I/O-space (Smem)
*ARn(T0)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant in T0 is used as an offset from that base pointer.  This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)
*ARn(#K16)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant (K16) is used as an offset from that base pointer.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	Note: When an instruction uses this operand, the constant is encoded in a 2-byte extension to the instruction. Because of the extension, an instruction using this operand cannot be executed in parallel with another instruction.	Register bit (Baddr)

Table 3-6. Control Mode Operands for the AR Indirect Addressing Mode (Continued)

Operand	Pointer Modification	Supported Access Types
*+ARn(#K16)	The 16-bit signed constant (K16) is added to ARn before the address is generated:  ARn = ARn + K16	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	Note: When an instruction uses this operand, the constant is encoded in a 2-byte extension to the instruction. Because of the extension, an instruction using this operand cannot be executed in parallel with another instruction.	Register bit (Baddr)
*ARn(short(#k3))	ARn is not modified. ARn is used as a base pointer. The 3-bit unsigned constant (k3) is used as an offset from that base pointer. k3 is in the range 1 to 7.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register bit (Baddr)
		I/O-space (Smem)

#### 3.4.2 Dual AR Indirect Addressing Mode

The dual AR indirect addressing mode enables you to make two data-memory accesses through the eight auxiliary registers, AR0–AR7. As with single AR indirect accesses to data space, the CPU uses an extended auxiliary register to create each 23-bit address. You can use linear addressing or circular addressing for each of the two accesses.

You may use the dual AR indirect addressing mode for:

Executing an instruction that makes two 16-bit data-memory accesses. In this case, the two data-memory operands are designated in the instruction syntax as Xmem and Ymem. For example:

ADD Xmem, Ymem, ACx

■ Executing two instructions in parallel. In this case, both instructions must each access a single memory value, designated in the instruction syntaxes as Smem or Lmem. For example:

```
MOV Smem, dst
|| AND Smem, src, dst
```

The operand of the first instruction is treated as an Xmem operand, and the operand of the second instruction is treated as a Ymem operand.

The available dual AR indirect operands are a subset of the AR indirect operands. The ARMS status bit does not affect the set of dual AR indirect operands available.

#### Note:

The assembler rejects code in which dual operands use the same auxiliary register with two different auxiliary register modifications. You can use the same ARn for both operands, if one of the operands is \*ARn or \*ARn(T0); neither modifies ARn.

Table 3–7 (page 3-15) introduces the operands available for the dual AR indirect addressing mode. Note that:

- □ Both pointer modification and address generation are linear or circular according to the pointer configuration in status register ST2\_55. The content of the appropriate 16-bit buffer start address register (BSA01, BSA23, BSA45, or BSA67) is added only if circular addressing is activated for the chosen pointer.
- All additions to and subtractions from the pointers are done modulo 64K. You cannot address data across main data pages without changing the value in the extended auxiliary register (XARn).

Table 3-7. Dual AR Indirect Operands

Operand	Pointer Modification	Supported Access Types
*ARn	ARn is not modified.	Data-memory (Smem, Lmem, Xmem, Ymem)
*ARn+	ARn is incremented after the address is generated: If 16-bit operation: ARn = ARn + 1 If 32-bit operation: ARn = ARn + 2	Data-memory (Smem, Lmem, Xmem, Ymem)
*ARn–	ARn is decremented after the address is generated: If 16-bit operation: $ARn = ARn - 1$ If 32-bit operation: $ARn = ARn - 2$	Data-memory (Smem, Lmem, Xmem, Ymem)
*(ARn + AR0)	The 16-bit signed constant in AR0 is added to ARn after the address is generated: ARn = ARn + AR0	Data-memory (Smem, Lmem, Xmem, Ymem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	
*(ARn + T0)	The 16-bit signed constant in T0 is added to ARn after the address is generated: $ARn = ARn + T0$	Data-memory (Smem, Lmem, Xmem, Ymem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	

Table 3–7. Dual AR Indirect Operands (Continued)

Operand	Pointer Modification	Supported Access Types
*(ARn – AR0)	The 16-bit signed constant in AR0 is subtracted from ARn after the address is generated: $ARn = ARn - AR0$	Data-memory (Smem, Lmem, Xmem, Ymem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	
*(ARn – T0)	The 16-bit signed constant in T0 is subtracted from ARn after the address is generated: $ARn = ARn - T0$	Data-memory (Smem, Lmem, Xmem, Ymem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	
*ARn(AR0)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant in AR0 is used as an offset from that base pointer.	Data-memory (Smem, Lmem, Xmem, Ymem)
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	
*ARn(T0)	ARn is not modified. ARn is used as a base pointer. The 16-bit signed constant in T0 is used as an offset from that base pointer.	Data-memory (Smem, Lmem, Xmem, Ymem)
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	
*(ARn + T1)	The 16-bit signed constant in T1 is added to ARn after the address is generated: $ARn = ARn + T1$	Data-memory (Smem, Lmem, Xmem, Ymem)
*(ARn – T1)	The 16-bit signed constant in T1 is subtracted from ARn after the address is generated: $ARn = ARn - T1$	Data-memory (Smem, Lmem, Xmem, Ymem)

### 3.4.3 CDP Indirect Addressing Mode

The CDP indirect addressing mode uses the coefficient data pointer (CDP) to point to data. The way the CPU uses CDP to generate an address depends on the access type:

For An Access To	CDP Contains
Data space (memory or registers)	The 16 least significant bits (LSBs) of a 23-bit address. The 7 most significant bits (MSBs) are supplied by CDPH, the high part of the extended coefficient data pointer (XCDP).
A register bit (or bit pair)	A bit number. Only the register bit test/set/clear/complement instructions support CDP indirect accesses to register bits. These instructions enable you to access bits in the following registers only: the accumulators (AC0–AC3), the auxiliary registers (AR0–AR7), and the temporary registers (T0–T3).
I/O space	A 16-bit I/O address.

Table 3–8 (page 3-17) introduces the operands available for the CDP indirect addressing mode. Note that:

- Both pointer modification and address generation are linear or circular according to the pointer configuration in status register ST2\_55. The content of the 16-bit buffer start address register BSAC is added only if circular addressing is activated for CDP.
- All additions to and subtractions from CDP are done modulo 64K. You cannot address data across main data pages without changing the value of CDPH (the high part of the extended coefficient data pointer).

Table 3–8. CDP Indirect Operands

Operand	Pointer Modification	Supported Access Types
*CDP	CDP is not modified.	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register-bit (Baddr)
		I/O-space (Smem)
*CDP+	CDP is incremented after the address is generated:	Data-memory (Smem, Lmem)
	If 16-bit/1-bit operation: CDP = CDP + 1 If 32-bit/2-bit operation: CDP = CDP + 2	Memory-mapped register (Smem, Lmem)
		Register-bit (Baddr)
		I/O-space (Smem)

Table 3–8. CDP Indirect Operands (Continued)

Operand	Pointer Modification	Supported Access Types
*CDP-	CDP is decremented after the address is generated:  If 16-bit/1-bit operation: CDP = CDP - 1  If 32-bit/2-bit operation: CDP = CDP - 2	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
		Register-bit (Baddr)
		I/O-space (Smem)
*CDP(#K16)	CDP is not modified. CDP is used as a base pointer. The	Data-memory (Smem, Lmem)
	16-bit signed constant (K16) is used as an offset from that base pointer.	Memory-mapped register (Smem, Lmem)
	Note: When an instruction uses this operand, the constant is encoded in a 2-byte extension to the instruction. Because of the extension, an instruction using this operand cannot be executed in parallel with another instruction.	Register-bit (Baddr)
*+CDP(#K16)	The 16-bit signed constant (K16) is added to CDP before the address is generated: CDP = CDP + K16	Data-memory (Smem, Lmem)
		Memory-mapped register (Smem, Lmem)
	Note: When an instruction uses this operand, the constant is encoded in a 2-byte extension to the instruction. Because of the extension, an instruction using this operand cannot be executed in parallel with another instruction.	Register-bit (Baddr)

#### 3.4.4 Coefficient Indirect Addressing Mode

The coefficient indirect addressing mode uses the same address-generation process as the CDP indirect addressing mode for data-space accesses. The coefficient indirect addressing mode is supported by select memory-to-memory move and memory initialization instructions and by the following arithmetical instructions:

Dual multiply (accumulate/subtract)
Finite impulse response filter
Multiply
Multiply and accumulate
Multiply and subtract

Instructions using the coefficient indirect addressing mode to access data are mainly instructions performing operations with three memory operands per cycle. Two of these operands (Xmem and Ymem) are accessed with the dual AR indirect addressing mode. The third operand (Cmem) is accessed with the coefficient indirect addressing mode. The Cmem operand is carried on the BB bus.

Keep the following facts about the BB bus in mind as you use the coefficient indirect addressing mode:

The BB bus is not connected to external memory. If a Cmem operand is
accessed through the BB bus, the operand must be in internal memory.

Although the following instructions access Cmem operands, they do not
use the BB bus to fetch the 16-bit or 32-bit Cmem operand.

Instruction Syntax	Description of Cmem Access	Bus Used to Access Cmem
MOV Cmem, Smem	16-bit read from Cmem	DB
MOV Smem, Cmem	16-bit write to Cmem	EB
MOV Cmem, dbl(Lmem)	32-bit read from Cmem	CB for most significant word (MSW) DB for least significant word (LSW)
MOV dbl(Lmem), Cmem	32-bit write to Cmem	FB for MSW EB for LSW

Consider the following instruction syntax. In one cycle, two multiplications can be performed in parallel. One memory operand (Cmem) is common to both multiplications, while dual AR indirect operands (Xmem and Ymem) are used for the other values in the multiplication.

```
MPY Xmem, Cmem, ACx
:: MPY Ymem, Cmem, ACy
```

To access three memory values (as in the above example) in a single cycle, the value referenced by Cmem must be located in a memory bank different from the one containing the Xmem and Ymem values.

Table 3–9 introduces the operands available for the coefficient indirect addressing mode. Note that:

- □ Both pointer modification and address generation are linear or circular according to the pointer configuration in status register ST2\_55. The content of the 16-bit buffer start address register BSAC is added only if circular addressing is activated for CDP.
- ☐ All additions to and subtractions from CDP are done modulo 64K. You cannot address data across main data pages without changing the value of CDPH (the high part of the extended coefficient data pointer).

Table 3-9. Coefficient Indirect Operands

Operand	Pointer Modification	Supported Access Type
*CDP	CDP is not modified.1	Data-memory
*CDP+	CDP is incremented after the address is generated: If 16-bit operation: CDP = CDP + 1 If 32-bit operation: CDP = CDP + 2	Data-memory
*CDP-	CDP is decremented after the address is generated: If 16-bit operation: $CDP = CDP - 1$ If 32-bit operation: $CDP = CDP - 2$	Data-memory
*(CDP + AR0)	The 16-bit signed constant in AR0 is added to CDP after the address is generated: CDP = CDP + AR0	Data-memory
	This operand is available when C54CM = 1. This operand is usable when .c54cm_on is active at assembly time.	
*(CDP + T0)	The 16-bit signed constant in T0 is added to CDP after the address is generated: CDP = CDP + T0	Data-memory
	This operand is available when C54CM = 0. This operand is usable when .c54cm_off is active at assembly time.	

#### 3.5 Circular Addressing

Circular addressing can be used with any of the indirect addressing modes. Each of the eight auxiliary registers (AR0–AR7) and the coefficient data pointer (CDP) can be independently configured to be linearly or circularly modified as they act as pointers to data or to register bits, see Table 3–10. This configuration is done with a bit (ARnLC) in status register ST2\_55. To choose circular modification, set the bit.

Table 3–10. Circular Addressing Pointers

Pointer	Linear/Circular Con- figuration Bit	Supplier of Main Data Page	Buffer Start Address Register	Buffer Size Register
AR0	ST2_55(0) = AR0LC	AR0H	BSA01	BK03
AR1	ST2_55(1) = AR1LC	AR1H	BSA01	BK03
AR2	ST2_55(2) = AR2LC	AR2H	BSA23	BK03
AR3	ST2_55(3) = AR3LC	AR3H	BSA23	BK03
AR4	ST2_55(4) = AR4LC	AR4H	BSA45	BK47
AR5	ST2_55(5) = AR5LC	AR5H	BSA45	BK47
AR6	ST2_55(6) = AR6LC	AR6H	BSA67	BK47
AR7	ST2_55(7) = AR7LC	AR7H	BSA67	BK47
CDP	ST2_55(8) = CDPLC	CDPH	BSAC	ВКС

Each auxiliary register ARn has its own linear/circular configuration bit in ST2\_55:

ARnLC	ARn Is Used For
0	Linear addressing
1	Circular addressing

The CDPLC bit in status register ST2\_55 configures the DSP to use CDP for linear addressing or circular addressing:

CDPLC	CDP Is Used For
0	Linear addressing
1	Circular addressing

You can use the circular addressing instruction qualifier, .CR, if you want every pointer used by the instruction to be modified circularly, just add .CR to the end of the instruction mnemonic (for example, ADD.CR). The circular addressing instruction qualifier overrides the linear/circular configuration in ST2\_55.

# **Instruction Set Summary**

This chapter provides a summary of the TMS320C55x<sup>™</sup> DSP mnemonic instruction set (Table 4–1). With each instruction, you will find the availability of a parallel enable bit, word count (size), cycle time, what pipeline phase the instruction executes, in what operator unit the instruction executes, how many of each address generation unit is used, and how many of each bus is used.

Table 4–1 does not list all of the resources that may be used by an instruction, it only lists those that may result in a resource conflict, and thus prevent two instructions from being in parallel. If an instruction lists nothing in a particular column, it means that particular resource will never be in conflict for that instruction.

The column heads of Table 4–1 are:

- □ Instruction: In cases where the resource usage of an instruction varies with the kinds of registers, you see the notation <name>-AU for A-unit registers and <name>-DU for D-unit registers. So, dst-AU is a destination that is an A-unit register and src-DU is a source that is a D-unit register. In the few cases where that notation is insufficient, you see the cases listed in the Notes column.
- ☐ E: Whether that instruction has a parallel enable bit
- S: The size of the instruction in bytes
- ☐ C: Number of cycles required for the instruction
- ☐ Pipe: The pipeline phase in which the instruction executes:

Name	Phase
AD	Address
D	Decode
R	Read
Χ	Execute

Operator: Which operator(s) are used by this instruction. When an instruction uses multiple operators, any other instruction that uses one or more of those same operators may not be placed in parallel.

☐ Address Generation Unit: How many of each address generation unit is used. The address generation units are:

Name	Unit
DA	Data Address Generation Unit
CA	Coefficient Address Generation Unit
SA	Stack Address Generation Unit

Buses: How many of each bus is used. The buses are:

Name	Bus
DR	Data Read
CR	Coefficient Read
DW	Data Write

ACB Brings D-unit registers to A-unit and P-unit operators

4-2 Instruction Set Summary SWPU067E

Table 4–1. Mnemonic Instruction Set Summary

								Addres eration			В			
No. Inst	truction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
AADD:	Modify Auxiliary or Temporary Register Content by Addi	tio	n (pa	age	5-2)									
[1] AAD	DD TAx, TAy	N	3	1	AD		1							
[2] AAE	DD P8, TAx	N	3	1	AD		1							
AADD:	<b>Modify Extended Auxiliary Register Content by Addition</b>	(pa	age	5-7)										
AAD	DD XACscr, XACdst	Υ	3	1	AD		1			1				
AADD:	Modify Data Stack Pointer (SP) (page 5-6)	•												
AAD	DD K8, SP	Υ	2	1	AD									
ABDST	F: Absolute Distance (page 5-9)	•					•			•				
ABE	OST Xmem, Ymem, ACx, ACy	N	4	1	Х	DU_ALU + DU_MAC1	2			2				
ABS: A	Absolute Value (page 5-11)													
ABS	S [src-AU,] dst-AU	Υ	2	1	Х	AU_ALU								
ABS	S [src-DU,] dst-AU	Υ	2	1	Х	AU_ALU							1	
ABS	S [src,] dst-DU	Υ	2	1	Х	DU_ALU								See Note 1.
ADD: A	Addition (page 5-14)													
[1] ADI	D [src-AU,] dst-AU	Υ	2	1	Х	AU_ALU								
ADI	D [src-DU,] dst-AU	Υ	2	1	Х	AU_ALU							1	
ADI	D [src,] dst-DU	Υ	2	1	Х	DU_ALU								See Note 1.
[2] ADI	D k4, dst-AU	Υ	2	1	Х	AU_ALU			•					
ADI	D k4, dst-DU	Υ	2	1	Х	DU_ALU			•					
[3] ADI	D K16, [src-AU,] dst-AU	N	4	1	Х	AU_ALU								
ADI	D K16, [src-DU,] dst-AU	N	4	1	Х	AU_ALU			-				1	
	D K16, [src,] dst-DU	N	4	1	Х	DU_ALU			•					See Note 1.
	D Smem, [src-AU,] dst-AU	N	3	1	Х	AU_ALU	1	•	•	1	•			
ADI	D Smem, [src-DU,] dst-AU	N	3	1	Х	AU_ALU	1	•	•	1	•		1	

								Addres eration			Buses			
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
	ADD Smem, [src,] dst-DU	N	3	1	Х	DU_ALU	1			1				See Note 1.
[5]	ADD ACx << Tx, ACy	Υ	2	1	Х	DU_SHIFT								
[6]	ADD ACx << #SHIFTW, ACy	Υ	3	1	Х	DU_SHIFT								
[7]	ADD K16 << #16, [ACx,] ACy	N	4	1	Х	DU_ALU								
[8]	ADD K16 << #SHFT, [ACx,] ACy	N	4	1	Х	DU_SHIFT								
[9]	ADD Smem << Tx, [ACx.] ACy	N	3	1	Х	DU_SHIFT	1			1				
[10]	ADD Smem << #16, [ACx,] ACy	N	3	1	Χ	DU_ALU	1			1				
[11]	ADD [uns(]Smem[)], CARRY, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1				
[12]	ADD [uns(]Smem[)], [ACx,] ACy	N	3	1	Х	DU_ALU	1			1				
[13]	ADD [uns(]Smem[)] << #SHIFTW, [ACx,] ACy	N	4	1	Х	DU_SHIFT	1			1				
[14]	ADD dbl(Lmem), [ACx,] ACy	N	3	1	Х	DU_ALU	1			2				
[15]	ADD Xmem, Ymem, ACx	N	3	1	Χ	DU_ALU	2			2				
[16]	ADD K16, Smem	N	4	1	Х	DU_ALU	1			1		1		
AD	DV: Addition with Absolute Value (page 5-54)													
	ADD[R]V [ACx,] ACy	Υ	2	1	Х	DU_MAC1								
AD	D: Dual 16-Bit Additions (page 5-35)													
[1]	ADD dual(Lmem), [ACx,] ACy	N	3	1	Х	DU_ALU	1			2				
[2]	ADD dual(Lmem), Tx, ACx	N	3	1	Х	DU_ALU	1			2				
AD	D::MOV: Addition with Parallel Store Accumulator Content to	M	eme	ory	(page	5-40)								
	ADD Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem	N	4	1	Х	DU_ALU + DU_SHIFT	2			2		2		
AD	OSUB: Dual 16-Bit Addition and Subtraction (page 5-42)													
[1]	ADDSUB Tx, Smem, ACx	N	3	1	Х	DU_ALU	1			1				
[2]	ADDSUB Tx, dual(Lmem), ACx	N	3	1	Х	DU_ALU	1			2				

Table 4–1. Mnemonic Instruction Set Summary (Continued)

							Address Generation Unit				Buses			
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
ΑD	<b>DSUBCC: Addition or Subtraction Conditionally</b> (page 5-47)													
[1]	ADDSUBCC Smem, ACx, TC1, ACy	N	3	1	Х	DU_SHIFT	1	•		1				
[2]	ADDSUBCC Smem, ACx, TC2, ACy	N	3	1	X	DU_SHIFT	1			1				
ΑD	DSUBCC: Addition, Subtraction, or Move Accumulator Conte	nt	Cor	nditi	onally	/ (page 5-4	9)							
	ADDSUBCC Smem, ACx, TC1, TC2, ACy	N	3	1	Х	DU_SHIFT	1			1				
ΑD	DSUB2CC: Addition or Subtraction Conditionally with Shift (	oag	je 5	-51)										
	ADDSUB2CC Smem, ACx, Tx, TC1, TC2, ACy	N	3	1	Х	DU_SHIFT	1			1				
ΑM	AR: Modify Auxiliary Register Content (page 5-56)	-												•
	AMAR Smem	N	2	1	AD		1			1				
ΑM	AR: Modify Extended Auxiliary Register Content (page 5-58)													•
	AMAR Smem, XAdst	N	3	1	AD		1			1				
ΑM	AR: Parallel Modify Auxiliary Register Contents (page 5-59)													•
	AMAR Xmem, Ymem, Cmem	N	4	1	Х		2	1		2	1			
ΑM	AR::MAC: Modify Auxiliary Register Content with Parallel Mu	ıltip	oly a	and	Accu	<b>mulate</b> (pa	ge 5	-60)						•
[1]	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	N	4	1	X	DU_MAC1	2	1		2	1			
[2]	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx >> #16	N	4	1	X	DU_MAC1	2	1		2	1			
ΑM	AR::MAS: Modify Auxiliary Register Content with Parallel Mu	ltip	oly a	and	Subtr	act (page 5	5-65)							
	AMAR Xmem :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	N	4	1	х	DU_MAC1	2	1		2	1			
ΑM	AR::MPY: Modify Auxiliary Register Content with Parallel Mu	ltip	ly (	page	e 5-67	)								
	AMAR Xmem :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	N	4	1	Х	DU_MAC1	2	1		2	1			
ΑM	OV: Load Extended Auxiliary Register with Immediate Value	(ра	ge 5	5-69)	)									
	AMOV k23, XAdst	N	6	1	AD	AU_LOAD	1			1				

4-6

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			Buses			
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
AM	OV: Modify Auxiliary or Temporary Register Content (page 5-	70)	)											
[1]	AMOV TAx, TAy	N	3	1	AD		1							
[2]	AMOV P8, TAx	N	3	1	AD		1					•		
[3]	AMOV D16, TAx	N	4	1	AD		1							
AM	OV: Modify Extended Auxiliary Register Content (page 5-74)						•			•				•
	AMOV XACsrc, XACdst	Υ	3	1	AD		1							
AN	D: Bitwise AND (page 5-76)	•												•
[1]	AND src-AU, dst-AU	Υ	2	1	Х	AU_ALU								[
	AND src-DU, dst-AU	Υ	2	1	Х	AU_ALU							1	
	AND src, dst-DU	Υ	2	1	Х	DU_ALU								See Note 1.
[2]	AND k8, src-AU, dst-AU	Υ	3	1	Х	AU_ALU								
	AND k8, src-DU, dst-AU	Υ	3	1	X	AU_ALU							1	
	AND k8, src, dst-DU	Υ	3	1	Χ	DU_ALU								See Note 1.
[3]	AND k16, src-AU, dst-AU	N	4	1	Χ	AU_ALU								
	AND k16, src-DU, dst-AU	N	4	1	Χ	AU_ALU							1	
	AND k16, src, dst-DU	N	4	1	Χ	DU_ALU								See Note 1.
[4]	AND Smem, src-AU, dst-AU	N	3	1	Χ	AU_ALU	1			1				
	AND Smem, src-DU, dst-AU	N	3	1	Х	AU_ALU	1			1		-	1	
	AND Smem, src, dst-DU	N	3	1	Χ	DU_ALU	1			1				See Note 1.
[5]	AND ACx << #SHIFTW[, ACy]	Υ	3	1	Χ	DU_SHIFT								
[6]	AND k16 << #16, [ACx.] ACy	N	4	1	X	DU_ALU								
[7]	AND k16 << #SHFT, [ACx,] ACy	N	4	1	Χ	DU_SHIFT								
[8]	AND k16, Smem	N	4	1	Х	AU_ALU	1			1		1		

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

							Address Generation Unit				В			
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
AS	UB: Modify Auxiliary or Temporary Register Content by Subt	rac	tio	<b>n</b> (pa	age 5-	85)								
[1]	ASUB TAx, TAy	N	3	1	AD		1							
[2]	ASUB P8, TAX	N	3	1	AD		1							
AS	UB: Modify Extended Auxiliary Register Content by Subtract	ion	(pa	age :	5-89)		•			•			•	
	ASUB XACsrc, XACdst	Υ	3	1	AD					1				
<b>B</b> :	Branch Unconditionally (page 5-91)	•					•			•			•	
[1]	B ACx	N	2	10	Х	PU_UNIT							1	
[2]	B L7	Υ	2	6†	AD	PU_UNIT								
[3]	B L16	Υ	3	6†	AD	PU_UNIT								
[4]	B P24	N	4	5	D	PU_UNIT								
† Th	ese instructions execute in 3 cycles if the addressed instruction is in the instruction buffer unit.	1											,	
ВА	ND: Bitwise AND Memory with Immediate Value and Compar	e to	o Z	ero (	page	5-95)								
[1]	BAND Smem, k16, TC1	N	4	1	Х	AU_ALU	1			1				
[2]	BAND Smem, k16, TC2	N	4	1	Х	AU_ALU AU_ALU	1			1				
вС	C: Branch Conditionally (page 5-96)	•					•			•			•	
[1]	BCC I4, cond	N	2	6/5†	R	PU_UNIT								
[2]	BCC L8, cond	Υ	3	6/5†	R	PU_UNIT								
[3]	BCC L16, cond	N	4	6/5†	R	PU_UNIT								
[4]	BCC P24, cond	N	5	5/5†	R	PU_UNIT								
t x/y	cycles: x cycles = condition true, y cycles = condition false	•					•			•			•	
вс	C: Branch on Auxiliary Register Not Zero (page 5-100)													
	BCC L16, ARn_mod! = #0	N	4	6/5†	AD	PU_UNIT	1						.	
t <sub>x/y</sub>	cycles: x cycles = condition true, y cycles = condition false	•					•			•			!	

4-8

Table 4–1. Mnemonic Instruction Set Summary (Continued)

							Address Generation Unit			Buses				
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Note
ВС	C: Compare and Branch (page 5-103)													
	BCC[U] L8, src-AU RELOP K8	N	4	7/6†	Х	AU_ALU + PU_UNIT								
	BCC[U] L8, src-DU RELOP K8	N	4	7/6†	Х	DU_ALU + PU_UNIT								
† <sub>x/y</sub>	cycles: x cycles = condition true, y cycles = condition false						•						,	
BC	LR: Clear Accumulator, Auxiliary, or Temporary Register Bit (	pa	ge s	5-106	S)									
	BCLR Baddr, src-AU	N	3	1	Х	AU_ALU	1							
	BCLR Baddr, src-DU	N	3	1	Х	DU_BIT	1							
BC	LR: Clear Memory Bit (page 5-107)	•								•			'	
	BCLR src, Smem	N	3	1	Х	AU_ALU	1			1		1		
BC	LR: Clear Status Register Bit (page 5-108)	l					1			ı			!	
[1]	BCLR k4, ST0_55	Υ	2	1	X	AU_ALU								
[2]	BCLR k4, ST1_55	Υ	2	1	х	AU_ALU								
[3]	BCLR k4, ST2_55	Υ	2	1	X	AU_ALU								
[4]	BCLR k4, ST3_55	Υ	2	1†	Х	AU_ALU			•					
[5]	BCLR f-name	Υ	2	1 <sup>†</sup>	Х	AU_ALU								
† Wh	nen this instruction is decoded to modify status bit CAFRZ (15), CAEN (14), or CACLR (13), the Cartesian control of the c	PU p	ipelin	e is flu	shed and	d the instruction i	s exec	uted in	5 cycle	es rega	rdless	of the i	nstruction	context.
BC	NT: Count Accumulator Bits (page 5-111)													
[1]	BCNT ACx, ACy, TC1, Tx	Υ	3	1	X	DU_BIT + AU_ALU							1	
[2]	BCNT ACx, ACy, TC2, Tx	Υ	3	1	Х	DU_BIT + AU_ALU							1	
BF	XPA: Expand Accumulator Bit Field (page 5-112)	•					ı			•			'	1
	BFXPA k16, ACx, dst-AU	N	4	1	Х	DU_BIT + AU_ALU							1	
	BFXPA k16, ACx, dst-DU	N	4	1	Х	DU_BIT								

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		
No. Instruction		E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
BFXTR: Extra	ct Accumulator Bit Field (page 5-113)													
BFXTR k16, A	Cx, dst-AU	N	4	1	Х	DU_BIT + AU_ALU DU_BIT							1	
BFXTR k16, A	Cx, dst-DU	N	4	1	Х	DU_BIT								
BNOT: Compl	ement Accumulator, Auxiliary, or Temporary Regis	ster	Bi	t (pa	ige 5-1	114)	Ţ			•				
BNOT Baddr, s	rc-AU	N	3	1	Х	AU_ALU	1							
BNOT Baddr, s	rc-DU	N	3	1	Х	AU_ALU DU_BIT	1							
BNOT: Compl	ement Memory Bit (page 5-115)						•			•				•
BNOT src, Sm	em	N	3	1	Х	AU_ALU	1			1		1		
SSET: Set Acc	cumulator, Auxiliary, or Temporary Register Bit (pa	age	5-1	16)										
BSET Baddr, s	rc-AU	N	3	1	Х	AU_ALU DU_BIT	1							
BSET Baddr, s	rc-DU	N	3	1	Х	DU_BIT	1							
SSET: Set Me	mory Bit (page 5-117)						•			•				•
BSET src, Sme	em	N	3	1	Х	AU_ALU	1			1		1		
SSET: Set Sta	tus Register Bit (page 5-118)	ļ												
[1] BSET k4, ST0_	.55	Υ	2	1	Х	AU_ALU								
[2] BSET k4, ST1	.55	Υ	2	1	Х	AU_ALU								
3] BSET k4, ST2	.55	Υ	2	1	Х	AU_ALU								
[4] BSET k4, ST3_	_55	Υ	2	1 <sup>†</sup>	Х	AU_ALU								
[5] BSET f-name		Υ	2	1 <sup>†</sup>	Х	AU_ALU								
When this instructio	n is decoded to modify status bit CAFRZ (15), CAEN (14), or CACLR (13), the C	PU p	ipelir	ne is fl	ushed an	d the instruction	is exec	uted in	5 cycl	es rega	ardless	of the i	nstruction	context.

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

<sup>2)</sup> dst-DU, src-AU or dst-AU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
BT	ST: Test Accumulator, Auxiliary, or Temporary Register Bit (pa	age	5-	121	)									
[1]	BTST Baddr, src-AU, TC1	N	3	1	Х	AU_ALU	1							
	BTST Baddr, src-DU, TC1	N	3	1	Х	DU_BIT	1							
[2]	BTST Baddr, src-AU, TC2	N	3	1	Х	AU_ALU	1					•		
	BTST Baddr, src-DU, TC2	N	3	1	Х	DU_BIT	1							
вт	ST: Test Memory Bit (page 5-123)	-					•							
[1]	BTST src, Smem, TCx	N	3	1	Х	AU_ALU	1			1				
[2]	BTST k4, Smem, TCx	N	3	1	Х	AU_ALU	1			1				
вт	STCLR: Test and Clear Memory Bit (page 5-126)													
[1]	BTSTCLR k4, Smem, TC1	N	3	1	Х	AU_ALU	1			1		1		
[2]	BTSTCLR k4, Smem, TC2	N	3	1	Х	AU_ALU	1			1		1		
вт	STNOT: Test and Complement Memory Bit (page 5-127)						ı			ı				l.
[1]	BTSTNOT k4, Smem, TC1	N	3	1	Х	AU_ALU	1			1		1		
[2]	BTSTNOT k4, Smem, TC2	N	3	1	Х	AU_ALU	1			1		1		
вт	STP: Test Accumulator, Auxiliary, or Temporary Register Bit I	· Pai	<b>r</b> (p	age	5-128	3)	ı			ı				l.
	BTSTP Baddr, src-AU	N	3	1	Х	AU_ALU	1							
	BTSTP Baddr, src-DU	N	3	1	Х	DU_BIT	1							
вт	STSET: Test and Set Memory Bit (page 5-130)						1			1				l
[1]	BTSTSET k4, Smem, TC1	N	3	1	Х	AU_ALU	1			1		1		
[2]	BTSTSET k4, Smem, TC2	N	3	1	Х	AU_ALU	1			1		1		
СА	LL: Call Unconditionally (page 5-131)	•					1			1				I
[1]	CALL ACX	N	2	10	Х	PU_UNIT	1		1			2	1	
[2]	CALL L16	Υ	3	6	AD	PU_UNIT	1		1			2		
[3]	CALL P24	N	4	5	D	PU_UNIT	1		1			2		

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
CA	LLCC: Call Conditionally (page 5-135)													_
[1]	CALLCC L16, cond	N	4	6/5†	R	PU_UNIT	1		1			2		
[2]	CALLCC P24, cond	N	5	5/5†	R	PU_UNIT	1		1			2		
† <sub>x/y</sub>	cycles: x cycles = condition true, y cycles = condition false						•			•				
CM	P: Compare Memory with Immediate Value (page 5-141)													
[1]	CMP Smem == K16, TC1	N	4	1	Х	AU_ALU	1			1			•	
[2]	CMP Smem == K16, TC2	N	4	1	Х	AU_ALU	1			1				
СМ	P: Compare Accumulator, Auxiliary, or Temporary Register C	on	iter	ıt (pa	ige 5-	143)	•			•				,
[1]	CMP[U] src-AU RELOP dst-AU, TC1	Υ	3	1	Х	AU_ALU								
	CMP[U] src RELOP dst, TC1	Υ	3	1	Х	AU_ALU							1	See Note 2.
	CMP[U] src-DU RELOP dst-DU, TC1	Υ	3	1	Х	DU_ALU							•	
[2]	CMP[U] src-AU RELOP dst-AU, TC2	Υ	3	1	Х	AU_ALU								
	CMP[U] src RELOP dst, TC2	Υ	3	1	Х	AU_ALU							1	See Note 2.
	CMP[U] src-DU RELOP dst-DU, TC2	Υ	3	1	Х	DU_ALU								
СМ	PAND: Compare Accumulator, Auxiliary, or Temporary Regis	ter	Co	nter	t with	AND (pag	je 5-	145)		•				,
[1]	CMPAND[U] src-AU RELOP dst-AU, TCy, TCx	Υ	3	1	Х	AU_ALU								
	CMPAND[U] src RELOP dst, TCy, TCx	Υ	3	1	Х	AU_ALU							1	See Note 2.
	CMPAND[U] src-DU RELOP dst-DU, TCy, TCx	Υ	3	1	Х	DU_ALU								
[2]	CMPAND[U] src-AU RELOP dst-AU, !TCy, TCx	Υ	3	1	Х	AU_ALU								
	CMPAND[U] src RELOP dst, !TCy, TCx	Υ	3	1	Х	AU_ALU							1	See Note 2.
	CMPAND[U] src-DU RELOP dst-DU, !TCy, TCx	Υ	3	1	Х	DU_ALU								

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
СМ	POR: Compare Accumulator, Auxiliary, or Temporary Registe	er C	Con	tent	with	OR (page 5	5-150	))						
[1]	CMPOR[U] src-AU RELOP dst-AU, TCy, TCx	Υ	3	1	Х	AU_ALU								
	CMPOR[U] src RELOP dst, TCy, TCx	Υ	3	1	Х	AU_ALU							1	See Note 2
	CMPOR[U] src-DU RELOP dst-DU, TCy, TCx	Υ	3	1	Х	DU_ALU								
[2]	CMPOR[U] src-AU RELOP dst-AU, !TCy, TCx	Υ	3	1	Χ	AU_ALU								
	CMPOR[U] src RELOP dst, !TCy, TCx	Υ	3	1	Χ	AU_ALU							1	See Note 2
	CMPOR[U] src-DU RELOP dst-DU, !TCy, TCx	Υ	3	1	Χ	DU_ALU								
.CR	2: Circular Addressing Qualifier (page 5-155)													
	<instruction>.CR</instruction>	N	1	1	AD									
DEI	LAY: Memory Delay (page 5-156)	•								•				•
	DELAY Smem	N	2	1	Х		2	1		1	1	1		
EXF	P: Compute Exponent of Accumulator Content (page 5-157)	•								•				•
	EXP ACx, Tx	Υ	3	1	Х	AU_ALU + DU_BIT							1	See Note 1
FIR	SADD: Finite Impulse Response Filter, Symmetrical (page 5-	58	3)							1				1
	FIRSADD Xmem, Ymem, Cmem, ACx, ACy	N	4	1	Х	DU_ALU + DU_MAC1	2	1		2	1			
FIR	SSUB: Finite Impulse Response Filter, Antisymmetrical (page	e 5.	-160	))										
	FIRSSUB Xmem, Ymem, Cmem, ACx, ACy	N	4	1	Х	DU_ALU + DU_MAC1	2	1	•	2	1	٠		
IDL	<b>E</b> (page 5-162)													
	IDLE	N	4	?	D	PU_UNIT								
INT	R: Software Interrupt (page 5-163)									•				•
	INTR k5	N	2	3	D	PU_UNIT	1		1			2		
.LK	: Lock Access Qualifier (page 5-165)	•												Ī
	.LK	N	2	1	D		١.							

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		
No. In	struction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
LMS:	Least Mean Square (page 5-167)													
LN	MS Xmem, Ymem, ACx, ACy	N	4	1	Х	DU_ALU + DU_MAC1	2			2				
LMSF	: Least Mean Square (page 5-169)													
LN	MSF Xmem, Ymem, ACx, ACy	N	4	1	Х	DU_MAC1 + DU_MAC2 + DU_ALU	2	٠	•	2	٠	1		
.LR: L	inear Addressing Qualifier (page 5-173)													
<il< td=""><td>nstruction&gt;.LR</td><td>N</td><td>1</td><td>1</td><td>AD</td><td></td><td></td><td></td><td></td><td></td><td></td><td>•</td><td></td><td></td></il<>	nstruction>.LR	N	1	1	AD							•		
MAC:	Multiply and Accumulate (page 5-174)	•					•			•			'	
[1] M	AC[R] ACx, Tx, ACy[, ACy]	Υ	2	1	Х	DU_MAC1								
[2] M	AC <mark>[R]</mark> ACy, Tx, ACx, ACy	Υ	2	1	Х	DU_MAC1								
[3] M	ACK <mark>[R]</mark> Tx, K8, [ACx,] ACy	Υ	3	1	Х	DU_MAC1								
[4] M	ACK <mark>[R]</mark> Tx, K16, [ACx,] ACy	N	4	1	Х	DU_MAC1								
[5] M	ACM[R] [T3 = ]Smem, Cmem, ACx	N	3	1	Х	DU_MAC1	1	1		1	1			
[6] M	ACM[R] [T3 = ]Smem, [ACx,] ACy	N	3	1	Х	DU_MAC1	1			1				
[7] M	ACM[R] [T3 = ]Smem, Tx, [ACx,] ACy	N	3	1	Х	DU_MAC1	1			1				
[8] M	ACMK[R] [T3 = ]Smem, K8, [ACx,] ACy	N	4	1	Х	DU_MAC1	1	•		1		•		
[9] M	ACM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	N	4	1	Х	DU_MAC1	2	•		2		•		
[10] M	ACM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx >> #16[, ACy]	N	4	1	Х	DU_MAC1	2			2				
[11] M	AC[R] Smem, uns(Cmem), ACx	N	3	1	Х	DU_MAC1	1	1		1	1	•		
MACN	MZ: Multiply and Accumulate with Parallel Delay (page 5-19	1)											•	
M	ACM[R]Z [T3 = ]Smem, Cmem, ACx	N	3	1	Х	DU_MAC1	2	1		1	1	1		

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								ddres eration			В	uses		
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
MA	C::MAC: Parallel Multiply and Accumulates (page 5-193)													
[1]	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	N	4	1	Х	DU_MAC1 + DU_MAC2	2	1		2	1			
[2]	MAC[R][40] [uns( Xmem[)], [uns( Cmem[)], ACx >> #16 :: MAC[R][40] [uns( Ymem[)], [uns( Cmem[)], ACy	N	4	1	Х	DU_ALU	2	1		2	1	•		
[3]	MAC[R][40] [uns( Xmem )], [uns( Cmem )], ACx >> #16 :: MAC[R][40] [uns( Ymem )], [uns( Cmem )], ACy >> #16	N	4	1	Х	DU_MAC1 + DU_MAC2	2	1		2	1	•		
[4]	MAC[R][40] [uns( Smem )], [uns( HI(Cmem)[)], ACy :: MAC[R][40] [uns( Smem )], [uns( LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1	•	1	2			
[5]	MAC[R][40] [uns( Smem )], [uns( HI(Cmem)[)], ACy :: MAC[R][40] [uns( Smem )], [uns( LO(Cmem)[)], ACx>>#16	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		1	2			
[6]	MAC[R][40] [uns( Smem )], [uns( HI(Cmem)[)], ACy>>#16 :: MAC[R][40] [uns( Smem )], [uns( LO(Cmem)[)], ACx>>#16	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		1	2			
[7]	MAC[R][40] [uns( Smem )], [uns( HI(Cmem)[)], ACy>>#16 :: MAC[R][40] [uns( Smem )], [uns( LO(Cmem)[)], ACx>>#16	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1	•	2	2			
[8]	MAC[R][40] [uns()HI(Lmem)[)], [uns()HI(Cmem)[)], ACy :: MAC[R][40] [uns()LO(Lmem)[)], [uns()LO(Cmem)[)], ACx>>#16	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		2	2			
[9]	MAC[R][40] [uns()HI(Lmem)[)], [uns()HI(Cmem)[)], ACy>>#16 :: MAC[R][40] [uns()LO(Lmem)[)], [uns()LO(Cmem)[)], ACx>>#16	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		2	2			
[10]	MAC[R][40] [uns(]Ymem[)], [uns(]HI(coef(Cmem))[)], ACy, :: MAC[R][40] [uns(]Xmem[)], [uns(]LO(coef(Cmem))[)], ACx	N	5	1	Х	DU_MAC1 + DU_MAC2	2	1		2	2			
[11]	MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(coef(Cmem))[)], ACy, :: MAC[R][40] [uns(]LO(Xmem)[)], [uns(]LO(coef(Cmem))[)], ACx >> #16	N	5	1	Х	DU_MAC1 + DU_MAC2	2	1		2	2			
[12]	MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(coef(Cmem))[)], ACy >> #16, :: MAC[R][40] [uns(]LO(Xmem)[)], [uns(]LO(coef(Cmem))[)], ACx >> #16	N	5	1	Х	DU_MAC1 + DU_MAC2	2	1	٠	2	2	•		

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
MA	C::MAS: Multiply and Accumulate with Parallel Multiply and	Sul	btra	ct (	page 5	5-228)								
[1]	MAC[R][40] [uns( Smem[)], [uns( HI(Cmem)[)], ACy :: MAS[R][40] [uns( Smem[)], [uns( LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		1	2	٠		
[2]	MAC[R][40] [uns()Smem[)], [uns()HI(Cmem)[)], ACy>>#16 :: MAS[R][40] [uns()Smem[)], [uns()LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		1	2	٠		
[3]	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		2	2	٠		
[4]	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy>>#16 :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		2	2			
[5]	MAC[R][40] [uns(]Ymem[)], [uns(]HI(coef(Cmem))[)], ACy, :: MAS[R][40] [uns(]Xmem[)], [uns(]LO(coef(Cmem))[)], ACx	N	5	1	Х	DU_MAC1 + DU_MAC2	2	1		2	2			
[6]	MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(coef(Cmem))[)], ACy >> #16, :: MAS[R][40] [uns(]LO(Xmem)[)], [uns(]LO(coef(Cmem))[)], ACx	N	5	1	Х	DU_MAC1 + DU_MAC2	2	1		2	2			
MA	C::MPY: Multiply and Accumulate with Parallel Multiply (page	e 5-	248	3)			•			•			•	
[1]	MAC[R][40] [uns( Xmem[)], [uns( Cmem[)], ACx :: MPY[R][40] [uns( Ymem[)], [uns( Cmem[)], ACy	N	4	1	Х	DU_MAC1 + DU_MAC2	2	1		2	1	٠		
[2]	MAC[R][40] [uns( Smem[)], [uns( HI(Cmem)[)], ACy :: MPY[R][40] [uns( Smem[)], [uns( LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		1	2			
[3]	MAC[R][40] [uns( Smem[)], [uns( HI(Cmem)[)], ACy>>#16 :: MPY[R][40] [uns( Smem[)], [uns( LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		1	2			
[4]	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		2	2			
[5]	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy>>#16 :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		2	2	٠		
[6]	MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(coef(Cmem))[)], ACy >> #16, :: MPY[R][40] [uns(]LO(Xmem)[)], [uns(]LO(coef(Cmem))[)], ACx	N	5	1	Х	DU_MAC1 + DU_MAC2	2	1		2	2			
MA	CM::MOV: Multiply and Accumulate with Parallel Load Accur	nul	lato	r fr	om Me	mory (pag	e 5-2	267)					•	
	MACM[R] [T3 = ]Xmem, Tx, ACx :: MOV Ymem << #16, ACy	N	4	1	Х	DU_MAC1	2	•	•	2	•			
MA	CM::MOV: Multiply and Accumulate with Parallel Store Accu	mu	lato	r C	ontent	to Memor	<b>y</b> (pa	age 5	5-269	9)			'	
	MACM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	N	4	1	Х	DU_MAC1 + DU_SHIFT	2		-	2		2		

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
MAN	NT::NEXP: Compute Mantissa and Exponent of Accumulator	Co	nte	nt (	page 5	5-272)								
	MANT ACx, ACy :: NEXP ACx, Tx	Υ	3	1	X	DU_BIT + DU_SHIFT + AU_ALU							1	
MAS	S: Multiply and Subtract (page 5-274)						•			•				
[1]	MAS[R] Tx, [ACx,] ACy	Υ	2	1	X	DU_MAC1								
[2]	MASM[R] [T3 = ]Smem, Cmem, ACx	N	3	1	Х	DU_MAC1	1	1		1	1			
[3]	MASM[R] [T3 = ]Smem, [ACx,] ACy	N	3	1	X	DU_MAC1	1			1				
[4]	MASM[R] [T3 = ]Smem, Tx, [ACx,] ACy	N	3	1	Х	DU_MAC1	1			1				
[5]	MASM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	N	4	1	Х	DU_MAC1	2			2				
[6]	MAS[R] Smem, uns(Cmem), ACx	N	3	1	Х	DU_MAC1	1	1		1	1			
MAS	S::MAC: Multiply and Subtract with Parallel Multiply and Acc	um	nula	te (	page 5	5-286)								
[1]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	N	4	1	Х	DU_MAC1 + DU_MAC2	2	1		2	1			
[2]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	N	4	1	Х	DU_MAC1 + DU_MAC2	2	1		2	1			
[3]	MAS[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		1	2			
[4]	MAS[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		2	2	٠		
MAS	S::MAS: Parallel Multiply and Subtracts (page 5-297)													
[1]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	N	4	1	Х	DU_MAC1 + DU_MAC2	2	1		2	1	•		
[2]	MAS[R][40] [uns( Smem[)], [uns( HI(Cmem)[)], ACy :: MAS[R][40] [uns( Smem[)], [uns( LO(Cmem)[)], ACx	N	4	1	X	DU_MAC1 + DU_MAC2	1	1		1	2	٠		
[3]	MAS[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	N	4	1	X	DU_MAC1 + DU_MAC2	1	1		2	2			
[4]	$\label{eq:mas_rate} \begin{split} & \text{MAS}[R][40] \text{ [uns(]HI(Ymem)[)], [uns(]HI(coef(Cmem))[)], ACy,} \\ & \text{:: MAS}[R][40] \text{ [uns(]LO(Xmem)[)], [uns(]LO(coef(Cmem))[)], ACx} \end{split}$	N	5	1	Х	DU_MAC1 + DU_MAC2	2	1		2	2	•		

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								ddres eration			В	uses		
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
MA	S::MPY: Multiply and Subtract with Parallel Multiply (page 5-3	309	)											
[1]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	N	4	1	Х	DU_MAC1 + DU_MAC2	2	1		2	1			
[2]	MAS[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		1	2			
[3]	MAS[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		2	2			
MA	SM::MOV: Multiply and Subtract with Parallel Load Accumula	ato	r fr	om	Memo	<b>ry</b> (page 5-	318)							
	MASM[R] [T3 = ]Xmem, Tx, ACx :: MOV Ymem << #16, ACy	N	4	1	Х	DU_MAC1	2			2				
MA	SM::MOV: Multiply and Subtract with Parallel Store Accumul	ato	r C	ont	ent to	Memory (p	age	5-32	20)					
	MASM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	N	4	1	Х	DU_MAC1 + DU_SHIFT	2			2		2		
MA	X: Compare Accumulator, Auxiliary, or Temporary Register C	on	ten	t M	aximu	<b>m</b> (page 5-	322)							
	MAX [src-AU,] dst-AU	Υ	2	1	Х	AU_ALU								
	MAX [src-DU,] dst-AU	Υ	2	1	Х	AU_ALU							1	
	MAX [src,] dst-DU	Υ	2	1	Х	DU_ALU								See Note 1.
MA	XDIFF: Compare and Select Accumulator Content Maximum	(pa	ige	5-3	25)									
[1]	MAXDIFF ACx, ACy, ACz, ACw	Υ	3	1	Х	DU_ALU								
[2]	DMAXDIFF ACx, ACy, ACz, ACw, TRNx	Υ	3	1	Х	DU_ALU								
MIN	l: Compare Accumulator, Auxiliary, or Temporary Register Co	ont	ent	Mi	nimum	(page 5-3	31)							
	MIN [src-AU,] dst-AU	Υ	2	1	Х	AU_ALU								
	MIN [src-DU,] dst-AU	Υ	2	1	Х	AU_ALU							1	
	MIN [src,] dst-DU	Υ	2	1	Х	DU_ALU								See Note 1.
MIN	IDIFF: Compare and Select Accumulator Content Minimum (μ	oag	e 5	-33	4)		•			•				
[1]	MINDIFF ACx, ACy, ACz, ACw	Υ	3	1	Х	DU_ALU								
[2]	DMINDIFF ACx, ACy, ACz, ACw, TRNx	Υ	3	1	Х	DU_ALU								

<sup>2)</sup> dst-DU, src-AU or dst-AU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		ı
No.	Instruction	E	S	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
mm	ap: Memory-Mapped Register Access Qualifier (page 5-340)													
	mmap	N	1	1	D									ı
MO	V: Load Accumulator from Memory (page 5-342)													
[1]	MOV [rnd()Smem << Tx[)], ACx	N	3	1	Х	DU_SHIFT	1			1				ı
[2]	MOV low_byte(Smem) << #SHIFTW, ACx	N	3	1	Х	DU_SHIFT	1			1		•		ı
[3]	MOV high_byte(Smem) << #SHIFTW, ACx	N	3	1	Χ	DU_SHIFT	1			1				ı
[4]	MOV Smem << #16, ACx	N	2	1	Χ	DU_LOAD	1			1				ı
[5]	MOV [uns(]Smem[)], ACx	N	3	1	Х	DU_LOAD	1			1				ı
[6]	MOV [uns(]Smem[)] << #SHIFTW, ACx	N	4	1	Х	DU_SHIFT	1			1				ı
[7]	MOV[40] dbl(Lmem), ACx	N	3	1	Х	DU_LOAD	1			2			•	ı
[8]	MOV Xmem, Ymem, ACx	N	3	1	Х	DU_LOAD	2			2				ı
MO	V: Load Accumulator Pair from Memory (page 5-351)													
[1]	MOV dbl(Lmem), pair(HI(ACx))	N	3	1	Х	DU_LOAD	1			2				ı
[2]	MOV dbl(Lmem), pair(LO(ACx))	N	3	1	Х	DU_LOAD	1			2		•		ı
МО	V: Load Accumulator with Immediate Value (page 5-354)	-					•							
[1]	MOV K16 << #16, ACx	N	4	1	Х	DU_LOAD								ı
[2]	MOV K16 << #SHFT, ACx	N	4	1	Х	DU_SHIFT								ı
МО	V: Load Accumulator, Auxiliary, or Temporary Register from	Ме	mo	ry (	page 5	5-357)	•						!	
[1]	MOV Smem, dst-AU	N	2	1	Х	AU_LOAD	1			1				ı
	MOV Smem, dst-DU	N	2	1	Х	DU_LOAD	1			1				ı
[2]	MOV [uns(]high_byte(Smem)[)], dst-AU	N	3	1	Х	AU_LOAD	1			1				ı
	MOV [uns(]high_byte(Smem)[)], dst-DU	N	3	1	Х	DU_LOAD	1			1				ı
[3]	MOV [uns(]low_byte(Smem)[)], dst-AU	N	3	1	Х	AU_LOAD	1			1				ı
	MOV [uns(]low_byte(Smem)[)], dst-DU	N	3	1	Х	DU_LOAD	1			1				ı
	4\ dat BH are All and dat BH are BH													

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	ıses		
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
МО	V: Load Accumulator, Auxiliary, or Temporary Register with	mr	ned	iate	Value	e (page 5-3	63)							
[1]	MOV k4, dst-AU	Υ	2	1	Х	AU_LOAD								
	MOV k4, dst-DU	Υ	2	1	Х	DU_LOAD								
[2]	MOV –k4, dst-AU	Υ	2	1	X	AU_LOAD								
	MOV –k4, dst-DU	Υ	2	1	X	DU_LOAD								
[3]	MOV K16, dst-AU	N	4	1	X	AU_LOAD								
	MOV K16, dst-DU	N	4	1	X	DU_LOAD								
МО	V: Load Auxiliary or Temporary Register Pair from Memory (	oag	je 5	-367	·)									
	MOV dbl(Lmem), pair(TAx)	N	3	1	Х	AU_LOAD	1			2				
МО	V: Load CPU Register from Memory (page 5-368)	Ī					ı							l
[1]	MOV Smem, BK03	N	3	1	Х	AU_LOAD	1			1				
[2]	MOV Smem, BK47	N	3	1	Х	AU_LOAD	1			1				
[3]	MOV Smem, BKC	N	3	1	Х	AU_LOAD	1			1				
[4]	MOV Smem, BSA01	N	3	1	Х	AU_LOAD	1			1				
[5]	MOV Smem, BSA23	N	3	1	Х	AU_LOAD	1			1				
[6]	MOV Smem, BSA45	N	3	1	Х	AU_LOAD	1			1				
[7]	MOV Smem, BSA67	N	3	1	Х	AU_LOAD	1			1				
[8]	MOV Smem, BSAC	N	3	1	Х	AU_LOAD	1			1				
[9]	MOV Smem, BRC0	N	3	1	X		1			1				
[10]	MOV Smem, BRC1	N	3	1	X		1			1				
[11]	MOV Smem, CDP	N	3	1	Х	AU_LOAD	1			1				
[12]	MOV Smem, CSR	N	3	1	Х		1			1				
[13]	MOV Smem, DP	N	3	1	Х	AU_LOAD	1			1				
[14]	MOV Smem, DPH	N	3	1	Х	AU_LOAD	1			1				
[15]	MOV Smem, PDP	N	3	1	Х	AU_LOAD	1			1				

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
[16]	MOV Smem, SP	N	3	1	Х	AU_LOAD	1			1				
[17]	MOV Smem, SSP	N	3	1	Х	AU_LOAD	1			1				
[18]	MOV Smem, TRN0	N	3	1	Х	DU_LOAD	1			1				
[19]	MOV Smem, TRN1	N	3	1	Х	DU_LOAD	1			1				
[20]	MOV dbl(Lmem), RETA	N	3	5	Х		1		•	2				
МО	V: Load CPU Register with Immediate Value (page 5-371)	•					•			•				
[1]	MOV k12, BK03	Υ	3	1	AD	AU_LOAD								
[2]	MOV k12, BK47	Υ	3	1	AD	AU_LOAD								
[3]	MOV k12, BKC	Υ	3	1	AD	AU_LOAD								
[4]	MOV k12, BRC0	Υ	3	1	AD									
[5]	MOV k12, BRC1	Υ	3	1	AD									
[6]	MOV k12, CSR	Υ	3	1	AD									
[7]	MOV k7, DPH	Υ	3	1	AD	AU_LOAD								
[8]	MOV k9, PDP	Υ	3	1	AD	AU_LOAD								
[9]	MOV k16, BSA01	N	4	1	AD	AU_LOAD			•					
[10]	MOV k16, BSA23	N	4	1	AD	AU_LOAD								
[11]	MOV k16, BSA45	N	4	1	AD	AU_LOAD								
[12]	MOV k16, BSA67	N	4	1	AD	AU_LOAD								
[13]	MOV k16, BSAC	N	4	1	AD	AU_LOAD			•					
[14]	MOV k16, CDP	N	4	1	AD	AU_LOAD			•					
[15]	MOV k16, DP	N	4	1	AD	AU_LOAD								
[16]	MOV k16, SP	N	4	1	AD	AU_LOAD								
[17]	MOV k16, SSP	N	4	1	AD	AU_LOAD								
МО	V: Load Extended Auxiliary Register from Memory (page 5-37	73)					-			-				
	MOV dbl(Lmem), XAdst	N	3	1	Х		1			2				

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			Ві	ıses		
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
MC	V: Load Memory with Immediate Value (page 5-374)													
[1]	MOV K8, Smem	N	3	1	Х		1					1		
[2]	MOV K16, Smem	Ν	4	1	Х		1					1		
MC	V: Move Accumulator Content to Auxiliary or Temporary Reg	ist	er (	paç	e 5-37	<b>'</b> 5)								
	MOV HI(ACx), TAx	Υ	2	1	Х	AU_ALU	.						1	
MC	V: Move Accumulator, Auxiliary, or Temporary Register Cont	en	t (pa	age	5-376	)	•							
	MOV src-AU, dst-AU	Υ	2	1	Х	AU_ALU								
	MOV src-DU, dst-AU	Υ	2	1	Х	AU_ALU							1	
	MOV src, dst-DU	Υ	2	1	Х	DU_ALU							•	See Note 1.
MC	V: Move Auxiliary or Temporary Register Content to Accumu	lat	or (	paç	e 5-37	<b>'</b> 8)								
	MOV TAx, HI(ACx)	Υ	2	1	Х	DU_ALU								
MC	V: Move Auxiliary or Temporary Register Content to CPU Reg	gis	ter	(ра	ge 5-3	79)				•				•
[1]	MOV TAx, BRC0	Υ	2	1	Х	AU_ALU								
[2]	MOV TAx, BRC1	Υ	2	1	Х	AU_ALU							•	
[3]	MOV TAx, CDP	Υ	2	1	Х	AU_ALU								
[4]	MOV TAx, CSR	Υ	2	1	Х	AU_ALU								
[5]	MOV TAx, SP	Υ	2	1	Х	AU_ALU							•	
[6]	MOV TAx, SSP	Υ	2	1	Х	AU_ALU							•	
MC	ง: Move CPU Register Content to Auxiliary or Temporary Reg	gis	ter	(ра	ge 5-3	81)								
[1]	MOV BRC0, TAX	Υ	2	1	Х	AU_ALU								
[2]	MOV BRC1, TAx	Υ	2	1	Х	AU_ALU								
[3]	MOV CDP, TAX	Υ	2	1	Х	AU_ALU								
[4]	MOV RPTC, TAx	Υ	2	1	Х	AU_ALU								
[5]	MOV SP, TAX	Υ	2	1	Х	AU_ALU								
[6]	MOV SSP, TAx	Υ	2	1	Χ	AU_ALU								

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
МО	V: Move Extended Auxiliary Register Content (page 5-383)													
	MOV xsrc-AU, xdst-AU	N	2	1	Х	AU_ALU								
	MOV xsrc-DU, xdst-AU	N	2	1	Х	AU_ALU							1	
	MOV xsrc, xdst-DU	N	2	1	Х	DU_ALU								See Note 1.
МО	V: Move Memory to Memory (page 5-384)	•					•							•
[1]	MOV Cmem, Smem	N	3	1	Х		2			1		1		
[2]	MOV Smem, Cmem	N	3	1	Х		2			1		1		
[3]	MOV Cmem,dbl(Lmem)	N	3	1	Х		2		•	2		2		
[4]	MOV dbl(Lmem), Cmem	N	3	1	Х		2			2		2		
[5]	MOV dbl(Xmem), dbl(Ymem)	N	3	1	Х		2			2		2		
[6]	MOV Xmem, Ymem	N	3	1	Х		2			2		2		
МО	V: Store Accumulator Content to Memory (page 5-391)	•					•							•
[1]	MOV HI(ACx), Smem	N	2	1	Х		1		•			1		
[2]	MOV [md(]HI(ACx)[)], Smem	N	3	1	Х	DU_SHIFT	1					1		
[3]	MOV ACx << Tx, Smem	N	3	1	Х	DU_SHIFT	1					1		
[4]	MOV [md(]HI(ACx << Tx)[)], Smem	N	3	1	Х	DU_SHIFT	1					1		
[5]	MOV ACx << #SHIFTW, Smem	N	3	1	Х	DU_SHIFT	1					1		
[6]	MOV HI(ACx << #SHIFTW), Smem	N	3	1	Х	DU_SHIFT	1					1		
[7]	MOV [md(]HI(ACx << #SHIFTW)[)], Smem	N	4	1	Х	DU_SHIFT	1					1		
[8]	MOV [uns() [rnd()HI[(saturate](ACx)[)))], Smem	N	3	1	Х	DU_SHIFT	1					1		
[9]	MOV [uns() [rnd()HI[(saturate](ACx << Tx)[)))], Smem	N	3	1	Х	DU_SHIFT	1					1		
[10]	MOV [uns(](rnd(]HI[(saturate](ACx << #SHIFTW)[)))], Smem	N	4	1	Х	DU_SHIFT	1		•			1		
[11]	MOV ACx, dbl(Lmem)	N	3	1	Х		1					2		
[12]	MOV [uns(]saturate(ACx)[)], dbl(Lmem)	N	3	1	Х	DU_SHIFT	1		•			2		
[13]	MOV ACx >> #1, dual(Lmem)	N	3	1	Х	DU_SHIFT	1					2		

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

									Addres eration			В	uses		
No.	Instruction	E	S	5	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
[14]	MOV ACx, Xmem, Ymem	N	3	3	1	Х		2					2		
MO	V: Store Accumulator Pair Content to Memory (page 5-415)														
[1]	MOV pair(HI(ACx)), dbl(Lmem)	N	3	3	1	Х		1					2		
[2]	MOV pair(LO(ACx)), dbl(Lmem)	N	3	3	1	Х		1					2		
МО	V: Store Accumulator, Auxiliary, or Temporary Register Cont	en	t t	o N	len	ory (	page 5-418	3)			•				
[1]	MOV src, Smem	N	2	2	1	Х		1					1		
[2]	MOV src, high_byte(Smem)	N	3	3	1	Х		1					1		
[3]	MOV src, low_byte(Smem)	N	3	3	1	Х		1					1		
МО	V: Store Auxiliary or Temporary Register Pair Content to Mer	no	ry	(pa	age	5-422	2)								
	MOV pair(TAx), dbl(Lmem)	N	3	3	1	Х		1					2		
МО	V: Store CPU Register Content to Memory (page 5-423)	•						•			•			•	
[1]	MOV BK03, Smem	N	3	3	1	Х		1					1		
[2]	MOV BK47, Smem	N	3	3	1	Х		1					1		
[3]	MOV BKC, Smem	N	3	3	1	Х		1					1		
[4]	MOV BSA01, Smem	N	3	3	1	Х		1					1		
[5]	MOV BSA23, Smem	N	3	3	1	Х		1					1		
[6]	MOV BSA45, Smem	N	3	3	1	Х		1					1		
[7]	MOV BSA67, Smem	N	3	3	1	Х		1					1		
[8]	MOV BSAC, Smem	N	3	3	1	Х		1					1		
[9]	MOV BRC0, Smem	N	3	3	1	Х		1					1		
[10]	MOV BRC1, Smem	N	3	3	1	Х		1					1		
[11]	MOV CDP, Smem	N	3	3	1	Х		1					1		
[12]	MOV CSR, Smem	N	3	3	1	Х		1					1		
[13]	MOV DP, Smem	N	3	3	1	Х		1					1		
[14]	MOV DPH, Smem	N	3	3	1	Х		1					1		

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	ıses		
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
[15]	MOV PDP, Smem	N	3	1	Х		1					1		
[16]	MOV SP, Smem	N	3	1	Х		1					1		
[17]	MOV SSP, Smem	N	3	1	Х		1					1		
[18]	MOV TRN0, Smem	N	3	1	Х		1					1		
[19]	MOV TRN1, Smem	N	3	1	Х		1					1		
[20]	MOV RETA, dbl(Lmem)	N	3	5	Х		1					2		
MO	V: Store Extended Auxiliary Register Content to Memory (pa	ge :	5-42	27)										
	MOV XAsrc, dbl(Lmem)	N	3	1	Х		1					2		
МО	V::MOV: Load Accumulator from Memory with Parallel Store	Ac	cur	nula	ator C	ontent to N	lemo	ory (	page	5-4	28)		,	
	MOV Xmem << #16, ACy :: MOV HI(ACx << T2), Ymem	N	4	1	Х	DU_LOAD + DU_SHIFT	2			2		2		
MP	Y: Multiply (page 5-430)	•				'	•1			•			'	
[1]	MPY[R] [ACx,] ACy	Υ	2	1	Х	DU_MAC1								
[2]	MPY[R] Tx, [ACx,] ACy	Υ	2	1	Х	DU_MAC1								
[3]	MPYK[R] K8, [ACx,] ACy	Υ	3	1	Х	DU_ALU								
[4]	MPYK[R] K16, [ACx.] ACy	N	4	1	Х	DU_ALU								
[5]	MPYM[R] [T3 = ]Smem, Cmem, ACx	N	3	1	Х	DU_ALU	1	1		1	1			
[6]	MPYM[R] [T3 = ]Smem, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1				
[7]	MPYMK[R] [T3 = ]Smem, K8, ACx	N	4	1	Х	DU_MAC1	1			1				
[8]	MPYM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx	N	4	1	Х	DU_MAC1	2			2			•	
[9]	MPYM[R][U] [T3 = ]Smem, Tx, ACx	N	3	1	Х	DU_MAC1	1			1				
[10]	MPY[R] Smem, uns(Cmem), ACx	N	3	1	Х	DU_MAC1	1	1		1	1			
MP	r::MAC: Multiply with Parallel Multiply and Accumulate (page	5-	446	)		<u>'</u>							'	
[1]	MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	N	4	1	Х	DU_MAC1 + DU_MAC2	2	1		2	1			
[2]	MPY[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		1	2			

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		
No.	Instruction	Е	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
[3]	MPY[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	Ν	4	1	Х	DU_MAC1 + DU_MAC2	1	1	•	2	2	•	•	
[4]	MPY[R][40] [uns(]Ymem[)], [uns(]HI(coef(Cmem))[)], ACy, :: MAC[R][40] [uns(]Xmem[)], [uns(]LO(coef(Cmem))[)], ACx	N	5	1	Х	DU_MAC1 + DU_MAC2	2	1		2	2			
MP	Y::MAS: Multiply with Parallel Multiply and Subtract (page 5-4	158	)											
[1]	MPY[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		1	2			
[2]	MPY[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		2	2	•	÷	
[3]	MPY[R][40] [uns(]Ymem[)], [uns(]HI(coef(Cmem))[)], ACy, :: MAS[R][40] [uns(]Xmem[)], [uns(]LO(coef(Cmem))[)], ACx	N	5	1	Х	DU_MAC1 + DU_MAC2	2	1		2	2	•	÷	
MP	Y::MPY: Parallel Multiplies (page 5-468)						•							
[1]	MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	N	4	1	Х	DU_MAC1 + DU_MAC2	2	1		2	1			
[2]	MPY[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		1	2			
[3]	MPY[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	N	4	1	Х	DU_MAC1 + DU_MAC2	1	1		2	2			
[4]	MPY[R][40] [uns(]Ymem[)], [uns(]HI(coef(Cmem))[)], ACy, :: MPY[R][40] [uns(]Xmem[)], [uns(]LO(coef(Cmem))[)], ACx	N	5	1	Х	DU_MAC1 + DU_MAC2	2	1		2	2			
MP	YM::MOV: Multiply with Parallel Store Accumulator Content t	o N	/len	nory	(page	e 5-480)	•							
	MPYM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	N	4	1	Х	DU_MAC1+ DU_SHIFT	2			2		2		
NE	G: Negate Accumulator, Auxiliary, or Temporary Register Co	nte	nt (	pag	e 5-48	3)	•							
	NEG [src-AU,] dst-AU	Υ	2	1	Х	AU_ALU								
	NEG [src-DU,] dst-AU	Υ	2	1	Х	AU_ALU							1	
	NEG [src,] dst-DU	Υ	2	1	Х	DU_ALU								See Note 1.
NO	P: No Operation (page 5-485)	•					•			•				
[1]	NOP	Υ	1	1	D									
[2]	NOP_16	Υ	2	1	D									

Table 4–1. Mnemonic Instruction Set Summary (Continued)

									Addres eration			В	uses		
No.	Instruction	Е	s	С	Р	ipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
NO	T: Complement Accumulator, Auxiliary, or Temporary Registe	er (	Con	ter	nt (p	age	5-486)								
	NOT [src-AU,] dst-AU	Υ	2	1		Χ	AU_ALU								
	NOT [src-DU,] dst-AU	Υ	2	1		Х	AU_ALU							1	
	NOT [src,] dst-DU	Υ	2	1		Х	DU_ALU								See Note 1.
OR	: Bitwise OR (page 5-487)														
[1]	OR src-AU, dst-AU	Υ	2	1		Х	AU_ALU								
	OR src-DU, dst-AU	Υ	2	1		Х	AU_ALU							1	
	OR src, dst-DU	Υ	2	1		Х	DU_ALU								See Note 1.
[2]	OR k8, src-AU, dst-AU	Υ	3	1		Χ	AU_ALU								
	OR k8, src-DU, dst-AU	Υ	3	1		Х	AU_ALU							1	
	OR k8, src, dst-DU	Υ	3	1		X	DU_ALU								See Note 1.
[3]	OR k16, src-AU, dst-AU	N	4	1		Χ	AU_ALU								
	OR k16, src-DU, dst-AU	N	4	1		X	AU_ALU							1	
	OR k16, src, dst-DU	N	4	1		Х	DU_ALU								See Note 1.
[4]	OR Smem, src-AU, dst-AU	Ν	3	1		X	AU_ALU	1			1				
	OR Smem, src-DU, dst-AU	N	3	1		Х	AU_ALU	1			1			1	
	OR Smem, src, dst-DU	N	3	1		Х	DU_ALU	1			1				See Note 1.
[5]	OR ACx << #SHIFTW[, ACy]	Υ	3	1		Х	DU_SHIFT								
[6]	OR k16 << #16, [ACx,] ACy	N	4	1		Χ	DU_ALU								
[7]	OR k16 << #SHFT, [ACx,] ACy	N	4	1		Χ	DU_SHIFT								
[8]	OR k16, Smem	N	4	1		X	AU_ALU	1			1		1		

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eratior			В	uses		
No.	Instruction	E	S	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
РО	P: Pop Top of Stack (page 5-496)													
[1]	POP dst1-AU, dst2-AU	Υ	2	1	Х	AU_LOAD	1		1	2		•		
	POP dst1-DU, dst2-DU	Υ	2	1	Х	DU_LOAD	1		1	2		•		
	POP dst1-AU, dst2-DU	Υ	2	1	Х	AU_LOAD + DU_LOAD	1		1	2				
	POP dst1-DU, dst2-AU	Υ	2	1	Х	AU_LOAD + DU_LOAD	1		1	2		•		
[2]	POP dst-AU	Υ	2	1	Х	AU_LOAD	1		1	1				
	POP dst-DU	Υ	2	1	Х	DU_LOAD	1		1	1				
[3]	POP dst-AU, Smem	N	3	1	Х	AU_LOAD	1		1	2		1		
	POP dst-DU, Smem	N	3	1	Х	DU_LOAD	1		1	2		1		
[4]	POP dbl(ACx)	Υ	2	1	Х	DU_LOAD	1		1	2		•		
[5]	POP Smem	N	2	1	Х		1		1	1		1		
[6]	POP dbl(Lmem)	N	2	1	Х		1		1	2		2		
PO	PBOTH: Pop Accumulator or Extended Auxiliary Register Co	nte	ent	fron	n Stac	k Pointers	(pag	ge 5-	503)					
	POPBOTH xdst-AU	Υ	2	1	Х	AU_LOAD	1		1	2				
	POPBOTH xdst-DU	Υ	2	1	Х	DU_LOAD	1		1	2				
por	t: Peripheral Port Register Access Qualifiers (page 5-504)									ı				
[1]	port(Smem)	N	1	1	D									
[2]	port(K16)	N	3	1	D									
PSI	H: Push to Top of Stack (page 5-506)	!					ı			ı				
[1]	PSH src1, src2	Υ	2	1	Х		1		1			2		
[2]	PSH src	Υ	2	1	Х		1		1			1		
[3]	PSH src,Smem	N	3	1	Х		1		1	1		2		
[4]	PSH dbl(ACx)	Υ	2	1	Х		1		1			2		
[5]	PSH Smem	N	2	1	Х		1		1	1		1		

Table 4–1. Mnemonic Instruction Set Su	ummary (Continued)
--	--------------------

									Addres eratio			В	uses		
No.	Instruction	E	s	С	Pipe	Oper	ator	DA	CA	SA	DR	CR	DW	ACB	Notes
[6]	PSH dbl(Lmem)	Ν	2	1	Х			1		1	2		2		
PSI	HBOTH: Push Accumulator or Extended Auxiliary Register Co	ont	ten	t to	Stac	k Poin	ters (	page	5-5	13)					
	PSHBOTH xsrc	Υ	2	1	Х			1		1			2		
RE	SET: Software Reset (page 5-514)							•			-				
	RESET	N	2	?	D	PU_l	JNIT						•		
RE	T: Return Unconditionally (page 5-518)	ļ						•			•				•
	RET	Υ	2	5	D	PU_l	JNIT	1		1	2				[
RE	TCC: Return Conditionally (page 5-520)							ı			ı				
	RETCC cond	Υ	3	5/5	R	PU_l	JNIT	1		1	2				
† <sub>x/y</sub>	cycles: x cycles = condition true, y cycles = condition false							1			ı				1
RE	TI: Return from Interrupt (page 5-522)														
	RETI	N	2	5	D	PU_l	JNIT	1		1	2		•		
RO	L: Rotate Left Accumulator, Auxiliary, or Temporary Register	Co	onte	ent	(page	5-524	)	ı			ı				
	ROL BitOut, src-AU, BitIn, dst-AU	Υ	3	1	x	AU_A	-	.							
	ROL BitOut, src-DU, BitIn, dst-AU	Υ	3	1	Х	AU_A	LU							1	
	ROL BitOut, src-AU, BitIn, dst-DU	Υ	3	1	Х	DU_S	SHIFT						•		See Note 1.
RO	R: Rotate Right Accumulator, Auxiliary, or Temporary Registo	er (	Cor	nter	nt (pag	ge 5-52	26)	•			•				•
	ROR Bitln, src-AU, BitOut, dst-AU	Υ	3	1	Х	AU_A	LU								
	ROR BitIn, src-DU, BitOut, dst-AU	Υ	3	1	Х	AU_A	LU						•	1	
	ROR Bitln, src-AU, BitOut, dst-DU	Υ	3	1	Х	DU_S	HIFT								See Note 1.
RO	UND: Round Accumulator Content (page 5-528)	ļ						•							•
	ROUND [ACx.] ACy	Υ	2	1	Х	DU_A	LU								
RP	T: Repeat Single Instruction Unconditionally (page 5-530)	]]						•			1				1
[1]	RPT k8	Υ	2	1	AD	PU_l	JNIT	۱.			1.				[

<sup>2)</sup> dst-DU, src-AU or dst-AU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			Bu	ses		
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
[2]	RPT k16	Υ	3	1	AD	PU_UNIT								
[3]	RPT CSR	Υ	2	1	AD	PU_UNIT								
RP	TADD: Repeat Single Instruction Unconditionally and Increme	ent	t CS	R (p	age 5	5-535)								
[1]	RPTADD CSR, TAx	Υ	2	1	Х	AU_ALU + PU_UNIT								
[2]	RPTADD CSR, k4	Υ	2	1	Х	AU_ALU + PU_UNIT								
RP	TB: Repeat Block of Instructions Unconditionally (page 5-538	)												
[1]	RPTBLOCAL pmad	Υ	2	1	AD	PU_UNIT								
[2]	RPTB pmad	Υ	3	1	AD	PU_UNIT PU_UNIT								
RP	TCC: Repeat Single Instruction Conditionally (page 5-550)	•								•				
	RPTCC k8, cond	Υ	3	1	AD	PU_UNIT								
RP	TSUB: Repeat Single Instruction Unconditionally and Decren	ner	nt C	SR (	page	5-553)				•				
	RPTSUB CSR, k4	Υ	2	1	Х	AU_ALU + PU_UNIT								
SA	T: Saturate Accumulator Content (page 5-555)	-								-				
	SAT[R] [ACx,] ACy	Υ	2	1	Х	DU_ALU								
SF	TCC: Shift Accumulator Content Conditionally (page 5-557)	1					i			Ī				ı
[1]	SFTCC ACx, TC1	Υ	2	1	Х	DU_SHIFT				.				
[2]	SFTCC ACx, TC2	Υ	2	1	Х	DU_SHIFT								
SF	TL: Shift Accumulator Content Logically (page 5-559)						1			1				<u> </u>
[1]	SFTL ACx, Tx[, ACy]	Υ	2	1	Х	DU_SHIFT								
[2]	SFTL ACx, #SHIFTW[, ACy]	Υ	3	1	Х	DU_SHIFT								

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
SF	TL: Shift Accumulator, Auxiliary, or Temporary Register Cont	ent	t Lo	gic	ally (pa	age 5-562)								
[1]	SFTL dst-AU, #1	Υ	2	1	Х	AU_ALU + DU_SHIFT			•			•		
	SFTL dst-DU, #1	Υ	2	1	Х	DU_SHIFT								
[2]	SFTL dst-AU, #–1	Υ	2	1	Х	AU_ALU + DU_SHIFT								
	SFTL dst-DU, #–1	Υ	2	1	Х	DU_SHIFT								
SF	ΓS: Signed Shift of Accumulator Content (page 5-565)													
[1]	SFTS ACx, Tx[, ACy]	Υ	2	1	Х	DU_SHIFT			•			•		
[2]	SFTS ACx, #SHIFTW[, ACy]	Υ	3	1	Х	DU_SHIFT								
[3]	SFTSC ACx, Tx[, ACy]	Υ	2	1	Х	DU_SHIFT								
[4]	SFTSC ACx, #SHIFTW[, ACy]	Υ	3	1	Х	DU_SHIFT								
SF	ΓS: Signed Shift of Accumulator, Auxiliary, or Temporary Reg	jist	er (	Con	<b>tent</b> (p	age 5-574)								
[1]	SFTS dst-AU, #–1	Υ	2	1	Х	AU_ALU + DU_SHIFT			٠			•		
	SFTS dst-DU, #–1	Υ	2	1	Х	DU_SHIFT								
[2]	SFTS dst-AU, #1	Υ	2	1	Х	AU_ALU + DU_SHIFT								
	SFTS dst-DU, #1	Υ	2	1	Х	DU_SHIFT			•			•		
SQ	A: Square and Accumulate (page 5-579)													
[1]	SQA[R] [ACx,] ACy	Υ	2	1	Х	DU_MAC1								
[2]	SQAM[R] [T3 = ]Smem, [ACx,] ACy	N	3	1	Х	DU_MAC1	1			1				
SQ	DST: Square Distance (page 5-582)	•								•			•	
	SQDST Xmem, Ymem, ACx, ACy	N	4	1	Х	DU_ALU + DU_MAC1	2			2	-	•		

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
SQ	R: <b>Square</b> (page 5-584)													
[1]	SQR[R] [ACx.] ACy	Υ	2	1	Х	DU_MAC1								
[2]	SQRM[R] [T3 = ]Smem, ACx	N	3	1	Х	DU_MAC1	1			1				
SQ	S: Square and Subtract (page 5-587)	•					•			•				
[1]	SQS[R] [ACx.] ACy	Υ	2	1	Χ	DU_MAC1								
[2]	SQSM[R] [T3 = ]Smem, [ACx,] ACy	N	3	1	Х	DU_MAC1	1			1				
SUI	B: Dual 16-Bit Subtractions (page 5-590)	-					-			•				
[1]	SUB dual(Lmem), [ACx,] ACy	N	3	1	Х	DU_ALU	1			2				
[2]	SUB ACx, dual(Lmem), ACy	N	3	1	Χ	DU_ALU	1			2				
[3]	SUB dual(Lmem), Tx, ACx	N	3	1	Х	DU_ALU	1			2				
[4]	SUB Tx, dual(Lmem), ACx	N	3	1	Х	DU_ALU	1			2				
SUI	B: Subtraction (page 5-599)													
[1]	SUB [src-AU,] dst-AU	Υ	2	1	Х	AU_ALU								
	SUB [src-DU,] dst-AU	Υ	2	1	Х	AU_ALU							1	
	SUB [src,] dst-DU	Υ	2	1	Χ	DU_ALU								See Note 1.
[2]	SUB k4, dst-AU	Υ	2	1	Χ	AU_ALU								
	SUB k4, dst-DU	Υ	2	1	Χ	DU_ALU								
[3]	SUB K16, [src-AU,] dst-AU	N	4	1	Χ	AU_ALU								
	SUB K16, [src-DU,] dst-AU	N	4	1	Χ	AU_ALU							1	
	SUB K16, [src,] dst-DU	N	4	1	Χ	DU_ALU								See Note 1.
[4]	SUB Smem, [src-AU,] dst-AU	N	3	1	Χ	AU_ALU	1			1				
	SUB Smem, [src-DU,] dst-AU	N	3	1	Χ	AU_ALU	1			1			1	
	SUB Smem, [src,] dst-DU	N	3	1	Χ	DU_ALU	1			1				See Note 1.

- Notes: 1) dst-DU, src-AU or dst-DU, src-DU
  - 2) dst-DU, src-AU or dst-AU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
[5]	SUB src-AU, Smem, dst-AU	N	3	1	Х	AU_ALU	1			1		•		
	SUB src-DU, Smem, dst-AU	N	3	1	Х	AU_ALU	1			1			1	
	SUB src, Smem, dst-DU	N	3	1	Х	DU_ALU	1			1				See Note 1.
[6]	SUB ACx << Tx, ACy	Υ	2	1	Х	DU_SHIFT								
[7]	SUB ACx << #SHIFTW, ACy	Υ	3	1	Х	DU_SHIFT								
[8]	SUB K16 << #16, [ACx,] ACy	N	4	1	Х	DU_ALU								
[9]	SUB K16 << #SHFT, [ACx,] ACy	N	4	1	Х	DU_SHIFT								
[10]	SUB Smem << Tx, [ACx,] ACy	N	3	1	Х	DU_SHIFT	1			1				
[11]	SUB Smem << #16, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1				
[12]	SUB ACx, Smem << #16, ACy	N	3	1	Х	DU_ALU	1			1				
[13]	SUB [uns(]Smem[)], BORROW, [ACx,] ACy	N	3	1	Х	DU_ALU	1			1				
[14]	SUB [uns(]Smem[)], [ACx,] ACy	N	3	1	Х	DU_ALU	1			1				
[15]	SUB [uns(]Smem[)] << #SHIFTW, [ACx,] ACy	N	4	1	Х	DU_SHIFT	1			1				
[16]	SUB dbl(Lmem), [ACx,] ACy	N	3	1	Х	DU_ALU	1			2				
[17]	SUB ACx, dbl(Lmem), ACy	N	3	1	Х	DU_ALU	1			2				
[18]	SUB Xmem, Ymem, ACx	N	3	1	Х	DU_ALU	2			2				
SU	3::MOV: Subtraction with Parallel Store Accumulator Conten	t to	M	emo	<b>ry</b> (pa	ge 5-624)	•							•
	SUB Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem	N	4	1	Х	DU_ALU + DU_SHIFT	2			2		2		
SU	BADD: Dual 16-Bit Subtraction and Addition (page 5-626)	•					•							•
[1]	SUBADD Tx, Smem, ACx	N	3	1	Х	DU_ALU	1			1				
[2]	SUBADD Tx, dual(Lmem), ACx	N	3	1	Х	DU_ALU	1			2				
SU	BC: Subtract Conditionally (page 5-631)	1												1
	SUBC Smem, [ACx.] ACy	N	3	1	Х	DU_ALU	1			1				

Notes: 1) dst-DU, src-AU or dst-DU, src-DU

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Addres eration			В	uses		
No.	Instruction	E	s	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
SW	AP: Swap Accumulator Content (page 5-634)													
[1]	SWAP ACO, AC2	Υ	2	1	Х	DU_SWAP								
[2]	SWAP AC1, AC3	Υ	2	1	Х	DU_SWAP								
SW	AP: Swap Auxiliary Register Content (page 5-635)													
[1]	SWAP AR0, AR1	Υ	2	1	AD	AU_SWAP						•		
[2]	SWAP AR0, AR2	Υ	2	1	AD	AU_SWAP								
[3]	SWAP AR1, AR3	Υ	2	1	AD	AU_SWAP								
SW	AP: Swap Auxiliary and Temporary Register Content (page 5-	-63	6)											
[1]	SWAP AR4, T0	Υ	2	1	AD	AU_SWAP								
[2]	SWAP AR5, T1	Υ	2	1	AD	AU_SWAP								
[3]	SWAP AR6, T2	Υ	2	1	AD	AU_SWAP								
[4]	SWAP AR7, T3	Υ	2	1	AD	AU_SWAP								
SW	AP: Swap Temporary Register Content (page 5-638)	•					•			•				
[1]	SWAP T0, T2	Υ	2	1	AD	AU_SWAP								
[2]	SWAP T1, T3	Υ	2	1	AD	AU_SWAP								
SW	APP: Swap Accumulator Pair Content (page 5-639)	•												
	SWAPP AC0, AC2	Υ	2	1	Х	DU_SWAP								
SW	APP: Swap Auxiliary Register Pair Content (page 5-640)	ı					ı							l
	SWAPP ARO, AR2	Υ	2	1	AD	AU_SWAP				١.				
SW	/APP: Swap Auxiliary and Temporary Register Pair Content (p	ı ag	e 5.	-641	)		J			I				
[1]	SWAPP AR4, TO	   Y	2	1	AD	AU_SWAP								
[2]	SWAPP AR6, T2	Υ	2	1	AD	AU_SWAP								
SW	/APP: Swap Temporary Register Pair Content (page 5-643)	ı					ı			1				I
	SWAPP TO, T2	Υ	2	1	AD	AU_SWAP	۱.			Ι.				

Table 4–1. Mnemonic Instruction Set Summary (Continued)

								Address Generation Unit		Buses				
No.	Instruction	Е	S	С	Pipe	Operator	DA	CA	SA	DR	CR	DW	ACB	Notes
SW	AP4: Swap Auxiliary and Temporary Register Pairs Content	(pa	ge t	5-64	14)									
	SWAP4 AR4, T0	Υ	2	1	AD	AU_SWAP								
TR	AP: Software Trap (page 5-646)													
	TRAP k5	N	2	?	D	PU_UNIT	1		1			2		
ХC	C: Execute Conditionally (page 5-648)						•							,
[1]	XCC [label, ]cond	N	2	1	AD	PU_UNIT	.							
[2]	XCCPART [label, ]cond	N	2	1	Х	PU_UNIT								
хо	R: Bitwise Exclusive OR (XOR) (page 5-655)	,					ī							!
[1]	XOR src-AU, dst-AU	Υ	2	1	Х	AU_ALU								
	XOR src-DU, dst-AU	Υ	2	1	Х	AU_ALU							1	
	XOR src, dst-DU	Υ	2	1	Х	DU_ALU								See Note 1.
[2]	XOR k8, src-AU, dst-AU	Υ	3	1	Х	AU_ALU								
	XOR k8, src-DU, dst-AU	Υ	3	1	Х	AU_ALU							1	
	XOR k8, src, dst-DU	Υ	3	1	Х	DU_ALU								See Note 1.
[3]	XOR k16, src-AU, dst-AU	N	4	1	Х	AU_ALU								
	XOR k16, src-DU, dst-AU	N	4	1	Х	AU_ALU							1	
	XOR k16, src, dst-DU	N	4	1	Х	DU_ALU								See Note 1.
[4]	XOR Smem, src-AU, dst-AU	N	3	1	Х	AU_ALU	1			1				
	XOR Smem, src-DU, dst-AU	N	3	1	Х	AU_ALU	1			1		•	1	
	XOR Smem, src, dst-DU	N	3	1	Х	DU_ALU	1			1		•		See Note 1.
[5]	XOR ACx << #SHIFTW[, ACy]	Υ	3	1	Х	DU_SHIFT								
[6]	XOR k16 << #16, [ACx.] ACy	N	4	1	Χ	DU_ALU								
[7]	XOR k16 << #SHFT, [ACx,] ACy	N	4	1	Χ	DU_SHIFT								
[8]	XOR k16, Smem	N	4	1	Х	AU_ALU	1			1		1		

# **Instruction Set Descriptions**

This chapter provides detailed information on the TMS320C55x  $^{\text{\tiny TM}}$  DSP mnemonic instruction set.

See section 1.1, *Instruction Set Terms, Symbols, and Abbreviations*, for definitions of symbols and abbreviations used in the description of each instruction. See Chapter 4 for a summary of the instruction set.

# **AADD**

Modify Auxiliary or Temporary Register Content by Addition

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AADD TAx, TAy	No	3	1	AD
[2]	AADD P8, TAx	No	3	1	AD

Description	These instructions perform, in the A-unit address generation units:
	<ul> <li>an addition between two auxiliary or temporary registers, TAx and TAy, and stores the result in TAy</li> </ul>
	an addition between the auxiliary or temporary registers TAx and a program address defined by a program address label assembled into unsigned P8, and stores the result in TAx
	The operation is performed in the address phase of the pipeline, however data memory is not accessed.
	If the destination register is an auxiliary register and the corresponding bit (ARnLC) in status register ST2_55 is set to 1, the circular buffer management controls the result stored in the destination register.
Status Bits	Affected by ST2_55
	Affects none
See Also	See the following other related instructions:
	☐ AADD (Modify Extended Auxiliary Register Content by Addition)
	☐ AMAR (Modify Auxiliary Register Content)

☐ AMAR (Modify Extended Auxiliary Register Content)

☐ AMOV (Modify Auxiliary or Temporary Register Content)

☐ ASUB (Modify Auxiliary or Temporary Register Content by Subtraction)

#### Modify Auxiliary or Temporary Register Content by Addition

#### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>AADD</b> TAx, TAy		No	3	1	AD
Opcod	e	0001	010E FSS	S xx	xx   FDC	D 0000
		0001	010E FSS	S xx	xx FDD	D 1000

The assembler selects the opcode depending on the instruction position in a paralleled pair.

## Operands

TAx, TAy

#### **Description**

This instruction performs, in the A-unit address generation units, an addition between two auxiliary or temporary registers, TAy and TAx, and stores the result in TAy. The content of TAx is considered signed:

$$TAy = TAy + TAx$$

The operation is performed in the address phase of the pipeline; however, data memory is not accessed.

If the destination register is an auxiliary register and the corresponding bit (ARnLC) in status register ST2\_55 is set to 1, the circular buffer management controls the result stored in the destination register.

#### Compatibility with C54x devices (C54CM = 1)

In the translated code section, the AADD instruction must be executed with C54CM set to 1.

When circular modification is selected for the destination auxiliary register, this instruction modifies the selected destination auxiliary register by using BK03 as the circular buffer size register; BK47 is not used.

#### Status Bits Affected by ST2 55

Affects none

#### **Repeat** This instruction can be repeated.

# Example 1

Syntax	Description
AADD T0, AR0	The content of AR0 is added to the signed content of T0 and the result is stored in AR0.

 Matter

 XARO
 01 0000
 XARO
 00 8000

 TO
 8000
 TO
 8000

Syntax	Description
AADD T1, T0	The content of T0 is added to the content of T1 and the result is stored in T0.

## Modify Auxiliary or Temporary Register Content by Addition

#### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[2]	AADD P8, TAx		No	3	1	AD
Opcod	e	0001	010E PPP	P PP	PP FDD	D 0100
		0001	010E PPP	P PP	PP FDD	D 1100

The assembler selects the opcode depending on the instruction position in a paralleled pair.

#### Operands

TAx, P8

#### Description

This instruction performs, in the A-unit address generation units, an addition between the auxiliary or temporary register TAx and a program address defined by a program address label assembled into unsigned P8, and stores the result in TAx:

$$TAx = TAx + P8$$

The operation is performed in the address phase of the pipeline; however, data memory is not accessed.

If the destination register is an auxiliary register and the corresponding bit (ARnLC) in status register ST2\_55 is set to 1, the circular buffer management controls the result stored in the destination register.

#### Compatibility with C54x devices (C54CM = 1)

In the translated code section, the AADD instruction must be executed with C54CM set to 1.

When circular modification is selected for the destination auxiliary register, this instruction modifies the selected destination auxiliary register by using BK03 as the circular buffer size register; BK47 is not used.

#### **Status Bits**

Affected by

ST2 55

Affects

none

#### Repeat

This instruction can be repeated.

Syntax	Description
AADD #255, T0	The unsigned 8-bit value (255) is added to the content of T0 and the result is stored in T0.

# AADD

## Modify Data Stack Pointer

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AADD K8, SP	Yes	2	1	AD

Opcode 0100 111E KKKK KKKK

Operands K8

**Description** This instruction performs an addition in the A-unit data-address generation

unit (DAGEN) in the address phase of the pipeline. The 8-bit signed constant, K8, is sign extended to 16 bits and added to the data stack pointer (SP):

SP = SP + K8

When in 32-bit stack configuration, the system stack pointer (SSP) is also modified. Updates of the SP and SSP (depending on the stack configuration)

should not be executed in parallel with this instruction.

Status Bits Affected by none

Affects none

Repeat Repeat

This instruction can be repeated.

Syntax	Description
AADD #127, SP	The 8-bit value (127) is sign extended to 16 bits and added to the stack pointer (SP).

# AADD

# Modify Extended Auxiliary Register Content by Addition

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AADD XACsrc, XACdst	Yes	3	1	AD
Opcode	DAG_X:	1 010E XA	CS 00	001 XAC	CD 0000
	DAG_Y:	1 010E XA	CS 00	001 XAC	D 1000
Operan	ds XARx, XARy, XCDP				
Descrip	This instruction performs, in the A-unsigned addition between two a XACdst and XACsrc, and stores performed in the address phase of accessed.	nuxiliary or othe the result in 2	her ad XACds	ldressing t. The o	registers, peration is

Since the operation performed is an unsigned operation, if a destination register is an auxiliary register, it is not allowed to use the circular addressing mode; that is, the result of setting the corresponding bit (ARnLC) in status register ST2\_55 to 1 is undefined and using the circular addressing qualifier operating in parallel is not allowed.

Compatibility with C54x devices (C54CM = 1)

None.

Status Bits Affected by

Affects

**Repeat** This instruction can be repeated.

See Also	Sec	e the following other related instructions:
		AADD (Modify Auxiliary or Temporary Register Content by Addition)
		AMAR (Modify Extended Auxiliary Register Content)
		AMAR (Parallel Modify Auxiliary Register Contents)
		AMAR::MAC (Modify Auxiliary Register Content with Parallel Multiply and Accumulate)
		AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract)
		AMAR::MPY (Modify Auxiliary Register Content with Parallel Multiply)
		AMOV (Modify Auxiliary or Temporary Register Content)
		ASUB (Modify Auxiliary or Temporary Register Content by Subtraction)
		ASUB (Modify Extended Auxiliary Register Content by Subtraction)

# Example 1

Syntax	Description
AADD XAR0, XAR1	The content of XAR0 is added to XAR1 and stored in XAR1.

Before		After	
XAR0	12 3456	XAR0	12 3456
XAR1	43 5634	XAR1	55 8A8A

# Example 2

Syntax	Description
AADD XAR7, XCDP	The content of XAR7 is added to XCDP and stored in XCDP.

Before		After	
XCDP	00 8000	XCDP	01 0080
XAR7	00 8080	XAR7	00 8080

#### Execution

(XACdst) + (XACsrc) -> XACdst

# **ABDST**

## Absolute Distance

## **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline			
[1]	ABDST Xme	em, Ymem, ACx, ACy	No	4	1	Х			
Opcod	e	1000 0110   XX	XM MMYY YMI	MM DI	DDD   111	.1 xxn%			
Opera	nds	ACx, ACy, Xmem, Ymem	•		·				
Description		This instruction executes two operations one in the D-unit ALU:	ations in parallel:	one in	the D-uni	t MAC and			
		ACy = ACy +  HI(ACx)  :: ACx = (Xmem << #16) - (Ym	ACy = ACy +  HI(ACx)  :: $ACx = (Xmem << #16) - (Ymem << #16)$						
		The absolute value of accumulator ACx content is computed and added to accumulator ACy content through the D-unit MAC. When an overflow is detected according to M40:							
		☐ the destination accumulator overflow status bit (ACOVy) is set							
		☐ the destination register (ACy) is saturated according to SATD							
		The Ymem content shifted left 16 bits is subtracted from the Xmem content shifted left 16 bits in the D-unit ALU.							
	Input operands (Xmem and Ymem) are sign extended to 40 bits according to SXMD.								
		CARRY status bit depends on M40. Subtraction borrow bit is reported in CARRY status bit. It is the logical complement of CARRY status bit.							
		☐ When an overflow is detected	according to Ma	40:					
		the destination accumulat	or overflow statu	us bit (	ACOVx) i	s set			
		the destination register (A	Cx) is saturated	accor	ding to S/	ATD			
		Compatibility with C54x devices	S(C54CM=1)						
		When this instruction is executed w	vith M40 = 0, con	npatibil	ity is ensu	ıred. When			

**Status Bits** 

Affected by C54CM, FRCT, M40, SATD, SXMD

report, and saturation after the shifting operation.

C54CM = 1, the subtract operation does not have any overflow detection,

ACOVx, ACOVy, CARRY Affects

Repeat

This instruction can be repeated.

## See Also

See the following other related instructions:

☐ SQDST (Square Distance)

Syntax	Description
	The absolute value of the content of AC0 is added to the content of AC1 and the result is stored in AC1. The content addressed by AR1 is subtracted from the content addressed by AR0 and the result is stored in AC0. The content of AR0 is incremented by 1.

Before			After			
AC0	00 0000	0000	AC0	00	4500	0000
AC1	00 E800	0000	AC1	00	E800	0000
AR0		202	AR0			203
AR1		302	AR1			302
202		3400	202			3400
302		EF00	302			EF00
ACOV0		0	ACOV0			0
ACOV1		0	ACOV1			0
CARRY		0	CARRY			0
M40		1	M4 0			1
SXMD		1	SXMD			1

0011 001E FSSS FDDD

# **ABS**

## Absolute Value

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ABS [src,] dst	Yes	2	1	Х

## Opcode

dst, src

# **Operands** Description

This instruction computes the absolute value of the source register (src):

dst = |src|

- ☐ When the destination register (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - If an auxiliary or temporary register is the source operand of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended to 40 bits according to SXMD.
  - If M40 = 0, the sign of the source register is extracted at bit position 31. If src(31) = 1, the source register content is negated. If src(31) = 0, the source register content is moved to the destination accumulator.
  - If M40 = 1, the sign of the source register is extracted at bit position 39. If src(39) = 1, the source register content is negated. If src(39) = 0, the source register content is moved to the destination accumulator.
  - During the 40-bit move operation, an overflow and CARRY bit status are detected according to M40:
    - The destination accumulator overflow status bit (ACOVx) is set.
    - The destination register is saturated according to SATD.
    - The CARRY status bit is updated as follows: If the result of the operation stored in the destination register is 0, CARRY is set; otherwise, CARRY is cleared.
- ☐ When the destination register (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - The sign of the source register is extracted at bit position 15. If src(15) = 1, the source register content is negated. If src(15) = 0, the source register content is moved to the destination register. Overflow is detected at bit position 15.
  - The destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if M40 status bit was locally set to 1. To ensure compatibility versus overflow detection and saturation of destination accumulator, this instruction must be executed with M40 = 0.

Status Bits Affected by C54CM, M40, SATA, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

☐ ADDV (Addition with Absolute Value)

#### **Example 1**

Syntax		Desc	ription						
ABS AC0	, AC1	The a	e absolute value of the content of AC0 is stored in AC1.						
Before				After					
AC1	00	0000	2000	AC1	7D	FFFF	EDCC		
AC0	82	0000	1234	AC0	82	0000	1234		
M40			1	M4 0			1		

#### Example 2

Syntax	Description
ABS AR1, AC1	The absolute value of the content of AR1 is stored in AC1.

Before				After			
AC1	00	0000	2000	AC1	00	0000	0000
AR1			0000	AR1			0000
CARRY			0	CARRY			1

Syntax	Description
ABS AR1, AC1	The absolute value of the content of AR1 is stored in AC1. Since SXMD = 1, AR1 content
	is sign extended. The resulting 40-bit data is negated since M40 = 0 and AR1(31) = 1.

Before		After	
AC1	00 0000 2000	AC1 00	0000 7900
AR1	8700	AR1	8700
M40	0	M4 0	0
SXMD	1	SXMD	1

## Example 4

Syntax	Description
ABS AC0, T1	The absolute value of the content of AC0(15–0) is stored in T1. The sign bit is extracted at AC0(15). Since AC0(15) = 0, T1 = AC0(15–0).

Before				After			
T1			2000	T1			1234
AC0	80	0002	1234	AC0	80	0002	1234

Syntax	Description
ABS AC0, T1	The absolute value of the content of AC0(15–0) is stored in T1. The sign bit is extracted at AC0(15). Since AC0(15) = 1, T1 equals the negated value of AC0(15–0).

Before				After			
T1			2000	T1			6DCC
AC0	80	0002	9234	AC0	80	0002	9234

### **ADD**

#### **Addition**

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADD [src,] dst	Yes	2	1	Х
[2]	ADD k4, dst	Yes	2	1	X
[3]	ADD K16, [src,] dst	No	4	1	X
[4]	ADD Smem, [src,] dst	No	3	1	X
[5]	ADD ACx << Tx, ACy	Yes	2	1	X
[6]	ADD ACx << #SHIFTW, ACy	Yes	3	1	X
[7]	<b>ADD</b> K16 <b>&lt;&lt; #16</b> , [ACx,] ACy	No	4	1	X
[8]	ADD K16 << #SHFT, [ACx,] ACy	No	4	1	X
[9]	ADD Smem << Tx, [ACx,] ACy	No	3	1	X
[10]	ADD Smem << #16, [ACx,] ACy	No	3	1	X
[11]	ADD [uns(]Smem[)], CARRY, [ACx,] ACy	No	3	1	X
[12]	ADD [uns(]Smem[)], [ACx,] ACy	No	3	1	X
[13]	ADD [uns(]Smem[)] << #SHIFTW, [ACx,] ACy	No	4	1	X
[14]	ADD dbl(Lmem), [ACx,] ACy	No	3	1	X
[15]	ADD Xmem, Ymem, ACx	No	3	1	X
[16]	ADD K16, Smem	No	4	1	X

Description These instructions perform an addition operation.

**Status Bits** Affected by CARRY, C54CM, M40, SATA, SATD, SXMD

> ACOVx, ACOVy, CARRY Affects

See Also	See the following other related instructions:					
	ADD (Dual 16-Bit Additions)					
	ADD::MOV (Addition with Parallel Store Accumulator Content to Memory)					
	ADDSUB (Dual 16-Bit Addition and Subtraction)					
	ADDSUBCC (Addition or Subtraction Conditionally)					
	ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)					
	ADDSUB2CC (Addition or Subtraction Conditionally with Shift)					
	ADDV (Addition with Absolute Value)					
	SUB (Subtraction)					
	SUBADD (Dual 16-Bit Subtraction and Addition)					

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADD [src,] dst	Yes	2	1	Х
Opcode	<b>)</b>	0010	0 01	0E FSS	S FDDD

### **Operands**

dst, src

#### **Description**

This instruction performs an addition operation between two registers:

dst = dst + src

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are sign extended to 40 bits according to SXMD.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - Overflow detection and CARRY status bit depends on M40.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - Addition overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by M40, SATA, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
ADD AC1, AC0	The content of AC1 is added to the content of AC0 and the result is stored in AC0.

Syntax	Characteristic	cs						
No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[2]	ADD k4, dst				Yes	2	1	Х
Opcode	<b>e</b>				010	0 00	0E kkk	k FDDD
Operan	nds	dst, k4						
Description			struction perf unsigned co	orms an addition	operation betwe	een a r	egister co	ontent and
		dst =	dst + k4					
		☐ Wh	nen the desti	nation (dst) ope	rand is an accur	nulato	r:	
			The operat	ion is performed	on 40 bits in the	e D-ur	it ALU.	
		-	Overflow de	etection and CA	RRY status bit o	depend	ds on M4	0.

☐ When the destination (dst) operand is an auxiliary or temporary register:

■ When an overflow is detected, the accumulator is saturated according

- The operation is performed on 16 bits in the A-unit ALU.
- Addition overflow detection is done at bit position 15.
- When an overflow is detected, the destination register is saturated according to SATA.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by M40, SATA, SATD

> Affects ACOVx, CARRY

to SATD.

Repeat This instruction can be repeated.

Syntax	Description
ADD #15, AC0	The content of AC0 is added to an unsigned 4-bit value (15) and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	ADD K16, [src,] dst	No	4	1	Х

#### **Opcode**

0111 1011 KKKK KKKK KKKK KKKK FDDD FSSS

#### **Operands**

dst, K16, src

#### Description

This instruction performs an addition operation between a register content and a 16-bit signed constant, K16.

dst = src + K16

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - The 16-bit constant, K16, is sign extended to 40 bits according to SXMD.
  - Overflow detection and CARRY status bit depends on M40.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - Addition overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** 

Affected by M40, SATA, SATD, SXMD

Affects ACOVx, CARRY

### Repeat

This instruction can be repeated.

Syntax	Description
, ,	The content of AC0 is added to the signed 16-bit value (2E00h) and the result is stored in AC1.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	ADD Smem, [src,] dst	No	3	1	Χ

#### **Opcode**

1101 0110 AAAA AAAI FDDD FSSS

#### **Operands**

dst, Smem, src

#### Description

This instruction performs an addition operation between a register content and the content of a memory (Smem) location.

dst = src + Smem

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - The content of the memory location is sign extended to 40 bits according to SXMD.
  - Overflow detection and CARRY status bit depends on M40.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - Addition overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** 

Affected by M40, SATA, SATD, SXMD

Affects ACOVx, CARRY

### Repeat

This instruction can be repeated.

Syntax	Description
ADD *AR3+, T0, T1	The content of T0 is added to the content addressed by AR3 and the result is
	stored in T1. AR3 is incremented by 1.

Before		After	
AR3	0302	AR3	0303
302	EF00	302	EF00
T0	3300	T0	3300
T1	0	T1	2200
CARRY	0	CARRY	1

### **Syntax Characteristics**

No	Cuntav				Parallel Enable Bit	Size	Cycles	Dinalina		
No.	Syntax	- ^				Size	Cycles	Pipeline		
[5]	ADD ACx << T	x, A(	Эу		Yes	2	1	X		
Opcode	)		0101 101E DDSS ss00							
Operan	ds	AC	ACx, ACy, Tx							
Description		This instruction performs an addition operation between an accumulator content ACy and an accumulator content ACx shifted by the content of Tx:								
		AC	y = ACy +	(ACx << Tx)						
			The opera	ation is performed on 40	) bits in the D-	unit sh	nifter.			
			Input oper	rands are sign extended	d to 40 bits ac	cordin	g to SXM	D.		
			The shift operation is equivalent to the signed shift instruction.							
			Overflow detection and CARRY status bit depends on M40.							
			When an overflow is detected, the accumulator is saturated according to SATD.							
		Compatibility with C54x devices (C54CM = 1)								
		When this instruction is executed with $M40 = 0$ , compatibility is ensured. When $C54CM = 1$ :								
				ediary shift operation is pow detection, report, ar			-			
			Tx define	As of Tx are used to det a shift quantity within –32 modulo 16 operation tra	2 to +31. Whei	n the va	alue is be	tween –32		
Status E	Bits	Aff	ected by	C54CM, M40, SATD,	, SXMD					
		Aff	ects	ACOVy, CARRY						
Repeat		Thi	s instructio	n can be repeated.						

### Example

Syntax	Description
ADD AC1 << T0, AC0	The content of AC1 shifted by the content of T0 is added to the content of AC0 and the result is stored in AC0.

### **Syntax Characteristics**

Symax	Cnaracteristi	<u> </u>							
No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline			
[6]	ADD ACx <<	#SHIFTW, ACy	Yes	3	1	Х			
Opcode	)		0001 000E DDS	S 00	11 xxSI	H IFTW			
Operan	ds	ACx, ACy, SHIFTW							
Descrip	otion	•	This instruction performs an addition operation between an accumulator content ACy and an accumulator content ACx shifted by the 6-bit value, SHIFTW:						
		ACy = ACy + (ACx << #SHIF	TW)						
		☐ The operation is performed	d on 40 bits in the D-	unit sh	ifter.				
		☐ Input operands are sign ex	tended to 40 bits ac	cordin	g to SXM	D.			
		☐ The shift operation is equiv	The shift operation is equivalent to the signed shift instruction.						
		Overflow detection and CA	Overflow detection and CARRY status bit depends on M40.						
		☐ When an overflow is detected SATD.	ted, the accumulator	is sat	urated ac	cording to			
		Compatibility with C54x devi	ices (C54CM = 1)						
		When this instruction is execute C54CM = 1, an intermediary sl set to 1 and no overflow detectionshifting operation.	nift operation is perfo	ormed	as if M40	is locally			
Status	Bits	Affected by C54CM, M40,	SATD, SXMD						

### Example

Repeat

Affects

Syntax	Description
,	The content of AC1 shifted left by 31 bits is added to the content of AC0 and the result is stored in AC0.

ACOVy, CARRY

This instruction can be repeated.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[7]	<b>ADD</b> K16 <b>&lt;&lt; #16</b> , [ACx,] ACy	No	4	1	Х
Opcode	0111 1010 KKKN	K KKKK KKK	K KK	KK SSD	D 000x
Operand	ds ACx, ACy, K16				
D :	tion This instruction medians on additi		4		

Description

This instruction performs an addition operation between an accumulator content ACx and a 16-bit signed constant, K16, shifted left by 16 bits:

ACy = ACx + (K16 << #16)

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

**Status Bits** Affected by C54CM, M40, SATD, SXMD

> ACOVy, CARRY Affects

Repeat This instruction can be repeated.

Syntax	Description
ADD #FFFFh << #16, AC1, AC0	A signed 16-bit value (FFFFh) shifted left by 16 bits is added to the content of AC1 and the result is stored in AC0.

#### **Syntax Characteristics**

			Danallal								
No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline					
[8]	<b>ADD</b> K16 <<	#SHFT, [ACx,] ACy	No	4	1	Χ					
Opcode	•	0111 0000 KKKK	KKKK KKK	K KK	KK SSD	D SHFT					
Operan	ds	ACx, ACy, K16, SHFT									
Descrip	otion	This instruction performs an addition operation between an accumulator content ACx and a 16-bit signed constant, K16, shifted left by the 4-bit value, SHFT:									
		ACy = ACx + (K16 << #SHFT)									
		☐ The operation is performed on 40 bits in the D-unit shifter.									
		☐ Input operands are sign extended to 40 bits according to SXMD.									
		☐ The shift operation is equivalent to the signed shift instruction.									
		Overflow detection and CARRY status bit depends on M40.									
		When an overflow is detected, the accumulator is saturated according to SATD.									
		Compatibility with C54x devices (C	C54CM = 1)								

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

**Status Bits** Affected by C54CM, M40, SATD, SXMD

> Affects ACOVy, CARRY

Repeat This instruction can be repeated.

Syntax	Description
	A signed 16-bit value (FFFFh) shifted left by 15 bits is added to the content of AC1 and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline	
[9]	ADD Smem <<	Tx,	[ACx,] ACy			No	3	1	Х	
Opcode	•				1101	1101 AAA	A AA	AI SSD	D ss00	
Operan	ds	AC	x, ACy, Tx,	Smem						
Descrip	otion	This instruction performs an addition operation between an accumulator content ACx and the content of a memory (Smem) location shifted by the content of Tx:								
		AC	y = ACx +	(Smem << Tx)						
		☐ The operation is performed on 40 bits in the D-unit shifter.								
		☐ Input operands are sign extended to 40 bits according to SXMD.								
		☐ The shift operation is equivalent to the signed shift instruction.								
		<ul> <li>Overflow detection and CARRY status bit depends on M40.</li> </ul>								
		☐ When an overflow is detected, the accumulator is saturated according to SATD.							cording to	
		Compatibility with C54x devices (C54CM = 1)								
		When this instruction is executed with $M40 = 0$ , compatibility is ensured. When $C54CM = 1$ :								
		An intermediary shift operation is performed as if M40 is locally s no overflow detection, report, and saturation is done after to operation.								
		The 6 LSBs of Tx are used to determine the shift quantity. The 6 Tx define a shift quantity within −32 to +31. When the value is bet to −17, a modulo 16 operation transforms the shift quantity to v to −1.					tween –32			
Status	Bits	Aff	ected by	C54CM, M40,	SATD,	SXMD				
		Affects		ACOVy, CARRY						
Repeat		Thi	is instruction	can be repeat	ited.					

Syntax	Description
ADD *AR1 << T0, AC1, AC0	The content addressed by AR1 shifted left by the content of T0 is added
	to the content of AC1 and the result is stored in AC0.

Before				After			
AC0	00	0000	0000	AC0	00	2330	0000
AC1	00	2300	0000	AC1	00	2300	0000
T0			000C	T0			000C
AR1			0200	AR1			0200
200			0300	200			0300
SXMD			0	SXMD			0
M40			0	M40			0
ACOV0			0	ACOV0			0
CARRY			0	CARRY			1

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline	
[10]	ADD Smem << #16, [ACx,] ACy	No	3	1	Х	

#### **Opcode**

ACx, ACy, Smem

#### Description

**Operands** 

This instruction performs an addition operation between an accumulator content ACx and the content of a memory (Smem) location shifted left by 16 bits:

| 1101 | 1110 | AAAA | AAAI | SSDD | 0100

ACy = ACx + (Smem << #16)

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. If the result of the addition generates a carry, the CARRY status bit is set; otherwise, the CARRY status bit is not affected.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

**Status Bits** 

Affected by C54CM, M40, SATD, SXMD

Affects ACOVy, CARRY

Repeat

This instruction can be repeated.

Syntax	Description
ADD *AR3 << #16, AC1, AC0	The content addressed by AR3 shifted left by 16 bits is added to the content of AC1 and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline	
[11]	ADD [uns(]Sm	em[)]	, CARRY, [AC	Cx,] ACy		No	3	1	Х	
Opcode					1101	1111 AAA	A AA	AI SSDI	D 100u	
Operan	ds	AC	x, ACy, Sme	em						
Descrip	tion	This instruction performs an addition operation of the accumulator content ACx, the content of a memory (Smem) location, and the value of the CARRY status bit:								
		ACy = ACx + Smem + CARRY								
		☐ The operation is performed on 40 bits in the D-unit ALU.								
		☐ Input operands are extended to 40 bits according to uns.								
		If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 40 bits.								
		■ If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 40 bits according to SXMD.								
		Overflow detection and CARRY status bit depends on M40.								
		When an overflow is detected, the accumulator is saturated according SATD.						cording to		
		mpatibility	with C54x de	vices (C	54CM = 1)					
		Wh	en this instr	ruction is execu	uted with	M40 = 0, cor	mpatib	ility is ens	sured.	
Status E	Bits	Aff	ected by	CARRY, M40	, SATD,	SXMD				
		Aff	ects	ACOVy, CAR	RY					
Repeat		Thi	s instructior	n can be repea	ted.					

Syntax	Description
ADD uns(*AR3), CARRY, AC1, AC0	The CARRY status bit and the unsigned content addressed by AR3 are added to the content of AC1 and the result is stored in AC0.

## **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline	
[12]	ADD [uns(]Sm	nem[)]	, [ACx,] ACy			No	3	1	Χ	
Opcode	<b>:</b>			] :	1101	1111 AAA	A AA	AI SSD	D 110u	
Operan	ds	AC	x, ACy, Sm	em						
Descrip	tion		This instruction performs an addition operation between an accumulator content ACx and the content of a memory (Smem) location:							
		AC	ACy = ACx + uns(Smem)							
			☐ The operation is performed on 40 bits in the D-unit ALU.							
			☐ Input operands are extended to 40 bits according to uns.							
			If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 40 bits.						ne content	
				optional uns keyw t of the memory lo						
		☐ Overflow detection and CARRY status bit depends on M40.								
			☐ When an overflow is detected, the accumulator is saturated accord SATD.						cording to	
Compatibility with C54x device					es (C	54CM = 1)				
		Wh	nen this insti	uction is execute	d with	M40 = 0, coi	mpatib	ility is en	sured.	
Status I	Bits	Aff	ected by	M40, SATD, SX	MD					
		Aff	ects	ACOVy, CARRY	1					
Repeat		Th	is instruction	can be repeated	l.					

Syntax	Description
	The unsigned content addressed by AR3 is added to the content of AC1 and the result is stored in AC0.

### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[13]	ADD [uns(]Sr	mem[)] << #SHIFTW, [ACx,] ACy	No	4	1	Х
Opcode	•	1111 1001 AAA	A AAAI uxS	H IF	TW SSD	D 00xx
Operan	ds	ACx, ACy, SHIFTW, Smem				
Descrip	tion	This instruction performs an additional content ACx and the content of a me value, SHIFTW:	-			
		ACy = ACx + (uns(Smem) << #SH	[FTW)			
		☐ The operation is performed on 4	0 bits in the D-	unit sh	nifter.	
		Input operands are extended to	40 bits accordi	ng to ι	uns.	
		If the optional uns keyword is of the memory location is ze		•		ne content
		If the optional uns keyword content of the memory location SXMD.	• • •			-
		The shift operation is equivalent	to the signed s	shift in	struction.	
		<ul><li>Overflow detection and CARRY</li></ul>	status bit depe	ends o	n M40.	
		When an overflow is detected, the SATD.	ne accumulator	is sat	urated ac	cording to
		Compatibility with C54x devices (	C54CM = 1)			
		When this instruction is executed with C54CM = 1, an intermediary shift or set to 1 and no overflow detection, shifting operation.	eration is perfo	ormed	as if M40	is locally
Status I	Bits	Affected by C54CM, M40, SATE	), SXMD			

#### **Example**

Repeat

Syntax	Description
	The unsigned content addressed by AR3 shifted left by 31 bits is added to the content of AC1 and the result is stored in AC0.

ACOVy, CARRY

This instruction can be repeated.

Affects

### **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[14]	ADD dbl(Lme	m <b>), [A</b>	Cx,] ACy			No	3	1	Χ
Opcode					1110	1101 AAA	A AA	AI SSD	D 000n
Operand	Operands ACx, ACy, Lmem								
Descrip	tion			n performs an		•			cumulator
		ACy	= ACx + $0$	dbl(Lmem)					
			The data m	nemory operand	d dbl(Lm	nem) address	es are	aligned:	
				m address is ant word = Lme		most significa	ant wo	ord = Lm	em, least
				em address is ant word = Lme		nost significa	int wo	rd = Lm	em, least
			The operat	ion is performe	d on 40	bits in the D-	unit Al	_U.	
			Input opera	ands are sign ex	ktended	to 40 bits ac	cordin	g to SXM	D.
			Overflow d	etection and CA	ARRY st	tatus bit depe	nds or	n M40.	
			When an o	verflow is detec	ted, the	accumulator	is satı	urated ac	cording to
		Co	mpatibility	with C54x dev	ices (C	54CM = 1)			
		Wh	en this instr	uction is execu	ted with	M40 = 0, cor	mpatib	ility is ens	sured.
Status E	Bits	Affe	ected by	M40, SATD, S	SXMD				
		Affe	ects	ACOVy, CAR	RY				
Repeat		This	s instruction	can be repeate	ed.				

Syntax	Description
	The content (long word) addressed by AR3 and AR3 + 1 is added to the content of AC1 and the result is stored in AC0. Because this instruction is a long-operand instruction, AR3 is incremented by 2 after the execution.

### Syntax Characteristics

Syntax	Characteristic	CS ————————————————————————————————————		Danallal				
No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline	
[15]	ADD Xmem,	Ymem, ACx		No	3	1	Х	
Opcode	•		1000	0001 XXX	M MM	YY YMM	M 00DD	
Operan	ds	ACx, Xmem, Ymem						
Descrip	otion	This instruction perform memory operand Xmem operand Ymem shifted	n shifted left 10	•				
		ACx = (Xmem << #16) + (Ymem << #16)						
		☐ The operation is per	rformed on 40	bits in the D-	unit Al	LU.		
		☐ Input operands are	sign extended	to 40 bits ac	cordin	g to SXM	D.	
		☐ The shift operation i	is equivalent to	o the signed s	shift in:	struction.		
		Overflow detection a	and CARRY s	tatus bit depe	nds o	n M40.		
		☐ When an overflow is SATD.	s detected, the	accumulator	is sat	urated ac	cording to	
		Compatibility with C54	4x devices (C	54CM = 1)				
		When this instruction is e				•		

C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

**Status Bits** Affected by C54CM, M40, SATD, SXMD

> ACOVx, CARRY Affects

Repeat This instruction can be repeated.

Syntax	Description
ADD *AR3, *AR4, AC0	The content addressed by AR3 shifted left by 16 bits is added to the content addressed by AR4 shifted left by 16 bits and the result is stored in AC0.

### **Syntax Characteristics**

No. Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[16] <b>ADD</b> K16, Sme	em				No	4	1	Х
Opcode			1111 0	)111   AAAA	AAAI KKK	K KK	KK KKK	K KKKK
Operands	K1	6, Smem						
Description			•	s an additior ontent of a m	•			bit signed
	Sme	em = Smem	+ K16					
		The operat	tion is perf	ormed on 40	bits in the D-	unit Al	_U.	
				sign extende he MSBs bef			ding to S	XMD and
				detected at bit ow status bit	•		verflow is	detected,
		Addition ca	arry report	in CARRY st	atus bit is ext	racted	at bit po	sition 31.
				n overflow is o ory. Saturatio	•			
	Co	mpatibility	with C54	x devices (C	54CM = 1)			
	Wł	nen this instr	uction is e	executed with	M40 = 0, cor	npatib	ility is ens	sured.
Status Bits	Aff	ected by	SATD, S	XMD				
	Aff	ects	ACOV0,	CARRY				
Repeat	This instruction can be repeated.							
Example								

Syntax	Description
ADD #FFFFh, *AR3	The content addressed by AR3 is added to a signed 16-bit value and the result is
	stored back into the location addressed by AR3.

### ADD

#### **Dual 16-Bit Additions**

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADD dual(Lmem), [ACx, ]ACy	No	3	1	Х
[2]	ADD dual(Lmem), Tx, ACx	No	3	1	X

Description These instructions perform two paralleled addition operations in one cycle. The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath). **Status Bits** Affected by C54CM, SATD, SXMD Affects ACOVx, ACOVy, CARRY See Also See the following other related instructions:

- ☐ ADD (Addition)
- ☐ ADD::MOV (Addition with Parallel Store Accumulator Content to Memory)
- ☐ ADDSUB (Dual 16-Bit Addition and Subtraction)
- ☐ ADDSUBCC (Addition or Subtraction Conditionally)
- ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)
- ☐ ADDSUB2CC (Addition or Subtraction Conditionally with Shift)
- ☐ SUBADD (Dual 16-Bit Subtraction and Addition)

#### **Dual 16-Bit Additions**

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADD dual(Lmem), [ACx, ]ACy	No	3	1	Χ

#### Opcode

| 1110 | 1110 | AAAA | AAAI | SSDD | 000x

#### **Operands**

ACx, ACy, Lmem

#### Description

This instruction performs two paralleled addition operations in one cycle:

$$HI(ACy) = HI(Lmem) + HI(ACx)$$
  
::  $LO(ACy) = LO(Lmem) + LO(ACx)$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem 1
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVy) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.
- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.

- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

- ☐ When C54CM = 1 and C16 = 1, the instruction behaves like a dual 16-bit instruction and the carry is not propagated to bit 15 in the D-unit ALU.
- ☐ When C54CM = 1 and C16 = 0, the instruction behaves like a single arithmetic instruction and the carry is propagated to bit 15 in the D-unit ALU.

**Status Bits** Affected by C16, C54CM, SATD, SXMD

> Affects ACOVy, CARRY

Repeat This instruction can be repeated.

Syntax	Description
ADD dual(*AR3), AC1, AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content of AC1(39–16) is added to the content addressed by AR3 and the result is stored in AC0(39–16). The content of AC1(15–0) is added to the content addressed by AR3 + 1 and the result is stored in AC0(15–0).

#### **Dual 16-Bit Additions**

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	ADD dual(Lmem), Tx, ACx	No	3	1	Х

#### Opcode

1110 1110 AAAA AAAI ssDD 100x

#### **Operands**

ACx, Lmem, Tx

#### Description

This instruction performs two paralleled addition operations in one cycle:

$$HI(ACx) = HI(Lmem) + Tx$$
  
::  $LO(ACx) = LO(Lmem) + Tx$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The temporary register Tx:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- ☐ The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem 1
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVx) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.

- For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.
- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

**Status Bits** Affected by C54CM, SATD, SXMD

> Affects ACOVx, CARRY

Repeat This instruction can be repeated.

Syntax	Description
ADD dual(*AR3), T0, AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content of T0 is added to the content addressed by AR3 and the result is stored in AC0(39–16). The duplicated content of T0 is added to the content addressed by AR3 + 1 and the result is stored in AC0(15–0).

### ADD::MOV

#### Addition with Parallel Store Accumulator Content to Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADD Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem	No	4	1	Х

#### Opcode

1000 0111 XXXM MMYY YMMM SSDD 100x xxxx

#### **Operands**

ACx, ACy, T2, Xmem, Ymem

#### Description

This instruction performs two operations in parallel, addition and store:

$$ACy = ACx + (Xmem << #16)$$
  
::  $Ymem = HI(ACy << T2)$ 

The first operation performs an addition between an accumulator content ACx and the content of data memory operand Xmem shifted left by 16 bits.

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

The second operation shifts the accumulator ACy by the content of T2 and stores ACy(31–16) to data memory operand Ymem. If the 16-bit value in T2 is not within –32 to +31, the shift is saturated to –32 or +31 and the shift is performed with this value.

- ☐ The input operand is shifted in the D-unit shifter according to SXMD.
- After the shift, the high part of the accumulator, ACy(31–16), is stored to the memory location.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When this instruction is executed with C54CM = 1, the 6 LSBs of T2 are used to determine the shift quantity. The 6 LSBs of T2 define a shift quantity within -32 to +31. When the 16-bit value in T2 is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

	☐ If the SST bit = 1 and the SXMD bit = 0, then the saturate and uns keywords are applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:  ACy = ACx + (Xmem << #16)  Ymem = HI(saturate(uns(ACy << T2)))
	☐ If the SST bit = 1 and the SXMD bit = 1, then only the saturate keyword is applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:  ACy = ACx + (Xmem << #16)  Ymem = HI(saturate(ACy << T2))
Status Bits	Affected by C54CM, M40, RDM, SATD, SST, SXMD
	Affects ACOVy, CARRY
Repeat	This instruction can be repeated.
See Also	See the following other related instructions:
	☐ ADD (Addition)
	☐ MOV (Store Accumulator Content to Memory)
	☐ SUB::MOV (Subtraction with Parallel Store Accumulator Content to Memory)

Syntax	Description
	Both instructions are performed in parallel. The content addressed by AR3 shifted left by 16 bits is added to the content of AC1 and the result is stored in AC0. The content of AC0 is shifted by the content of T2, and AC0(31–16) is stored at the address of AR4.

#### **ADDSUB**

#### Dual 16-Bit Addition and Subtraction

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADDSUB Tx, Smem, ACx	No	3	1	Х
[2]	ADDSUB Tx, dual(Lmem), ACx	No	3	1	Х

**Description** 

These instructions performs two paralleled arithmetical operations in one cycle, an addition and subtraction.

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are

attached to the higher 16-bit datapath).

**Status Bits** 

Affected by C54CM, SATD, SXMD

Affects

ACOVx, ACOVy, CARRY

See Also

See the following other related instructions:

- ☐ ADD (Addition)
- ☐ ADD (Dual 16-Bit Additions)
- SUB (Dual 16-Bit Subtractions)
- ☐ SUB (Subtraction)
- ☐ SUBADD (Dual 16-Bit Subtraction and Addition)

#### Dual 16-Bit Addition and Subtraction

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADDSUB Tx, Smem, ACx	No	3	1	Χ

#### Opcode

1101 1110 AAAA AAAI ssDD 1000

#### **Operands**

ACx, Smem, Tx

#### Description

This instruction performs two paralleled arithmetical operations in one cycle, an addition and subtraction:

$$HI(ACx) = Smem + Tx$$
  
::  $LO(ACx) = Smem - Tx$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The data memory operand Smem:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- ☐ The temporary register Tx:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVx) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.
- For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.

- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

Status Bits Affected by C54CM, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
ADDSUB T1, *AR1, AC1	Both instructions are performed in parallel. The content addressed by AR1 is added to the content of T1 and the result is stored in AC1(39–16). The duplicated content of T1 is subtracted from the duplicated content addressed by AR1 and the result is stored in AC1(15–0).

Before		After	
AC1	00 2300 0000	AC1	00 2300 A300
T1	4000	T1	4000
AR1	0201	AR1	0201
201	E300	201	E300
SXMD	1	SXMD	1
M40	1	M4 0	1
ACOV0	0	ACOV0	0
CARRY	0	CARRY	1

#### Dual 16-Bit Addition and Subtraction

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	ADDSUB Tx, dual(Lmem), ACx	No	3	1	Χ

#### **Opcode**

1110 1110 AAAA AAAI ssDD 110x

# Operands Description

ACx, Lmem, Tx

This instruction performs two paralleled arithmetical operations in one cycle, an addition and subtraction:

$$HI(ACx) = HI(Lmem) + Tx$$
  
::  $LO(ACx) = LO(Lmem) - Tx$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The temporary register Tx:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem 1
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVx) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.

- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.
- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

- ☐ When C54CM = 1 and C16 = 1, the instruction behaves like a dual 16-bit instruction and the carry is not propagated to bit 15 in the D-unit ALU.

Status Bits Affected by C16, C54CM, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
ADDSUB T0, dual(*AR3), AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content of T0 is added to the content addressed by AR3 and the result is stored in AC0(39–16). The duplicated content of T0 is subtracted from the content addressed by AR3 + 1 and the result is stored in AC0(15–0).

#### **ADDSUBCC**

#### Addition or Subtraction Conditionally

#### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADDSUBCC Smem, ACx, TC1, ACy		No	3	1	Х
[2]	ADDSUBCC Smem, ACx, TC2, ACy		No	3	1	Х
Opcode	TC1	1101	1110 AA	AA AZ	AAI SSD	D 0000
	TC2	11101	1110   AA	<b>Δ</b> Δ ΔΔ	aat Issd	D 0001

#### **Operands**

ACx, ACy, Smem, TCx

#### **Description**

This instruction evaluates the selected TCx status bit and based on the result of the test, either an addition or a subtraction is performed. Evaluation of the condition on the TCx status bit is performed during the Execute phase of the instruction.

TC1 or TC2	Operation
0	ACy = ACx - (Smem << #16)
1	ACy = ACx + (Smem << #16)

 $\Box$  **TCx = 0**, then ACy = ACx – (Smem << #16):

This instruction subtracts the content of a memory (Smem) location shifted left by 16 bits from accumulator ACx and stores the result in accumulator ACy.

- The operation is performed on 40 bits in the D-unit ALU.
- Input operands are sign extended to 40 bits according to SXMD.
- The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- When an overflow is detected, the accumulator is saturated according to SATD.
- $\Box$  **TCx = 1**, then ACy = ACx + (Smem << #16):

This instruction performs an addition operation between accumulator ACx and the content of a memory (Smem) location shifted left by 16 bits and stores the result in accumulator ACy.

- The operation is performed on 40 bits in the D-unit ALU.
- Input operands are sign extended to 40 bits according to SXMD.

- The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

Status Bits Affected by C54CM, M40, SATD, SXMD, TCx

Affects ACOVy, CARRY

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

- ☐ ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)
- ☐ ADDSUB2CC (Addition or Subtraction Conditionally with Shift)

#### **Example 1**

Syntax	Description
	If TC1 = 1, the content addressed by AR3 shifted left by 16 bits is added to the content of AC1 and the result is stored in AC0. If TC1 = 0, the content addressed by AR3 shifted left by 16 bits is subtracted from the content of AC1 and the result is stored in AC0.

Syntax	Description
ADDSUBCC *AR1, AC0, TC2, AC1	TC2 = 1, the content addressed by AR1 shifted left by 16 bits is added to the content of AC0 and the result is stored in AC1. The result generated an overflow and a carry.

Before				After				
AC0	00	EC00	0000	AC0	00	EC00	0000	
AC1	00	0000	0000	AC1	01	1F00	0000	
AR1			0200	AR1			0200	
200			3300	200			3300	
TC2			1	TC2			1	
SXMD			0	SXMD			0	
M40			0	M4 0			0	
ACOV1			0	ACOV1			1	
CARRY			0	CARRY			1	

## **ADDSUBCC**

#### Addition, Subtraction, or Move Accumulator Content Conditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADDSUBCC Smem, ACx, TC1, TC2, ACy	No	3	1	Х

#### **Opcode**

1101 1110 AAAA AAAI SSDD 0010

**Operands** 

ACx, ACy, Smem, TC1, TC2

#### Description

This instruction evaluates the TCx status bits and based on the result of the test, an addition, a subtraction, or a move is performed. Evaluation of the condition on the TCx status bits is performed during the Execute phase of the instruction.

TC1	TC2	Operation
0	0	ACy = ACx - (Smem << #16)
0	1	ACy = ACx
1	0	ACy = ACx + (Smem << #16)
1	1	ACy = ACx

 $\Box$  **TC2 = 1**, then ACy = ACx:

This instruction moves the content of ACx to ACy.

- The 40-bit move operation is performed in the D-unit ALU.
- During the 40-bit move operation, an overflow is detected according to M40:
  - the destination accumulator overflow status bit (ACOVy) is set.
  - the destination register (ACy) is saturated according to SATD.
- $\Box$  **TC1 = 0 and TC2 = 0**, then ACy = ACx (Smem << #16):

This instruction subtracts the content of a memory (Smem) location shifted left by 16 bits from accumulator ACx and stores the result in accumulator ACy.

- The operation is performed on 40 bits in the D-unit ALU.
- Input operands are sign extended to 40 bits according to SXMD.
- The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- When an overflow is detected, the accumulator is saturated according to SATD.

#### $\Box$ TC1 = 1 and TC2 = 0, then ACy = ACx + (Smem << #16):

This instruction performs an addition operation between accumulator ACx and the content of a memory (Smem) location shifted left by 16 bits and stores the result in accumulator ACy.

- The operation is performed on 40 bits in the D-unit ALU.
- Input operands are sign extended to 40 bits according to SXMD.
- The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40.
- When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

Status Bits Affected by C54CM, M40, SATD, SXMD, TC1, TC2

Affects ACOVy, CARRY

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

- ☐ ADDSUBCC (Addition or Subtraction Conditionally)
- ☐ ADDSUB2CC (Addition or Subtraction Conditionally with Shift)

Syntax	Description
ADDSUBCC *AR3, AC1, TC1, TC2, AC0	If TC2 = 1, the content of AC1 is stored in AC0. If TC2 = 0 and TC1 = 1, the content addressed by AR3 shifted left by 16 bits is added to the content of AC1 and the result is stored in AC0. If TC2 = 0 and TC1 = 0, the content addressed by AR3 shifted left by 16 bits is subtracted from the content of AC1 and the result is stored in AC0.

#### ADDSUB2CC

#### Addition or Subtraction Conditionally with Shift

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ADDSUB2CC Smem, ACx, Tx, TC1, TC2, ACy	No	3	1	Х

#### **Opcode**

| 1101 | 1101 | AAAA | AAAI | SSDD | ss10

## **Operands**

ACx, ACy, Tx, Smem, TC1, TC2

#### Description

This instruction evaluates the TC1 status bit and based on the result of the test, either an addition or a subtraction is performed; this instruction evaluates the TC2 status bit and based on the result of the test, either a shift left by 16 bits or the content of Tx is performed. Evaluation of the condition on the TCx status bits is performed during the Execute phase of the instruction.

TC1	TC2	Operation
0	0	ACy = ACx - (Smem << Tx)
0	1	ACy = ACx - (Smem << #16)
1	0	ACy = ACx + (Smem << Tx)
1	1	ACy = ACx + (Smem << #16)

 $\Box$  TC1 = 0 and TC2 = 0, then ACy = ACx – (Smem << Tx):

This instruction subtracts the content of a memory (Smem) location shifted left by the content of Tx from an accumulator ACx and stores the result in accumulator ACy.

 $\Box$  TC1 = 0 and TC2 = 1, then ACy = ACx - (Smem << #16):

This instruction subtracts the content of a memory (Smem) location shifted left by 16 bits from an accumulator ACx and stores the result in accumulator ACy.

- The operation is performed on 40 bits in the D-unit shifter.
- Input operands are sign extended to 40 bits according to SXMD.
- The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- When an overflow is detected, the accumulator is saturated according to SATD.

 $\Box$  TC1 = 1 and TC2 = 0, then ACy = ACx + (Smem << Tx): This instruction performs an addition operation between an accumulator ACx and the content of a memory (Smem) location shifted left by the content of Tx and stores the result in accumulator ACy.  $\Box$  **TC1 = 1 and TC2 = 1**, then ACy = ACx + (Smem << #16): This instruction performs an addition operation between an accumulator ACx and the content of a memory (Smem) location shifted left by 16 bits and stores the result in accumulator ACy. The operation is performed on 40 bits in the D-unit shifter. Input operands are sign extended to 40 bits according to SXMD. The shift operation is equivalent to the signed shift instruction. Overflow detection and CARRY status bit depends on M40. When an overflow is detected, the accumulator is saturated according to SATD. Compatibility with C54x devices (C54CM = 1) When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1:

An intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

□ The 6 LSBs of Tx are used to determine the shift quantity. The 6 LSBs of Tx define a shift quantity within -32 to +31. When the value is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

Status Bits Affected by C54CM, M40, SATD, SXMD, TC1, TC2

Affects ACOVy, CARRY

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

ADDSUBCC (Addition or Subtraction Conditionally)

☐ ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)

Syntax	Description
ADDSUB2CC *AR2, AC0, T1, TC1, TC2, AC2	TC1 = 1 and TC2 = 0, the content addressed by AR2 shifted left by the content of T1 is added to the content of AC0 and the result is stored in AC2. The result generated an overflow.

Before				After			
AC0	00	EC00	0000	AC0	00	EC00	0000
AC2	00	0000	0000	AC2	00	EC00	CC00
AR2			0201	AR2			0201
201			3300	201			3300
T1			0002	T1			0002
TC1			1	TC1			1
TC2			0	TC2			0
M40			0	M40			0
ACOV2			0	ACOV2			1
CARRY			0	CARRY			0

## **ADDV**

## Addition with Absolute Value

## **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline	
[1]	ADD[R]V [ACx,	] AC	у		Yes	2	1	Х	
Opcode	•				010	1 01	OE DDS	S 000%	
Operan	ds	AC	x, ACy						
Descrip	otion			n computes the absolut mulator ACy. This instr					
		AC	y = (ACy	+  ACx )					
			☐ The absolute value of accumulator ACx is computed by multiplying ACx(32–16) by 00001h or 1FFFFh depending on bit 32 of the source accumulator.						
		☐ If FRCT = 1, the absolute value is multiplied by 2.							
			☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.						
			Addition overflow detection depends on M40. If an overflow is detected the destination accumulator overflow status bit (ACOVy) is set.						
		☐ When an addition overflow is detected, the accumulator is satu according to SATD.					saturated		
			The resulpart of AC	t of the absolute value Sy.	of the higher p	art of	ACx is in	the lower	
		Со	mpatibility	with C54x devices (	C54CM = 1)				
		Wh	nen this ins	truction is executed wi	th M40 = 0, co	mpatib	ility is en	sured.	
Status Bits		Aff	ected by	FRCT, M40, RDM, S	SATD, SMUL				
		Affects		ACOVy					
Repeat		This instruction can be repeated							

See Also	See the following other related instructions:
	☐ ABS (Absolute Value)
	☐ ADD (Addition)
	☐ ADDSUBCC (Addition or Subtraction Conditionally)
	☐ ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)
	☐ ADDSUB2CC (Addition or Subtraction Conditionally with Shift)

Syntax	Description
ADDV AC1, AC0	The absolute value of AC1 is added to the content of AC0 and the result is stored in AC0.

## **AMAR**

#### Modify Auxiliary Register Content

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AMAR Smem	No	2	1	AD

Opcode | 1011 0100 AAAA AAAI

**Operands** Smem

**Description** This instruction performs, in the A-unit address generation units, the auxiliary

register modification specified by Smem as if a word single data memory operand access was made. The operation is performed in the address phase

of the pipeline; however, data memory is not accessed.

If the destination register is an auxiliary register and the corresponding bit (ARnLC) in status register ST2\_55 is set to 1, the circular buffer management

controls the result stored in the destination register.

Compatibility with C54x devices (C54CM = 1)

In the translated code section, the AMAR() instruction must be executed with

C54CM set to 1.

When circular modification is selected for the destination auxiliary register, this instruction modifies the selected destination auxiliary register by using BK03

as the circular buffer size register; BK47 is not used.

Status Bits Affected by ST2\_55

Affects none

**Repeat** This instruction can be repeated.

See Also	See the following other related instructions:
	☐ AADD (Modify Auxiliary or Temporary Register Content by Addition)
	☐ AADD (Modify Extended Auxiliary Register Content by Addition)
	☐ AMAR (Modify Extended Auxiliary Register Content)
	☐ AMAR (Parallel Modify Auxiliary Register Contents)
	<ul> <li>AMAR::MAC (Modify Auxiliary Register Content with Parallel Multiply and Accumulate)</li> </ul>
	<ul> <li>AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract)</li> </ul>
	☐ AMAR::MPY (Modify Auxiliary Register Content with Parallel Multiply)
	☐ AMOV (Modify Auxiliary or Temporary Register Content)
	☐ ASUB (Modify Auxiliary or Temporary Register Content by Subtraction)
	☐ ASUB (Modify Extended Auxiliary Register Content by Subtraction)
Example	
Syntax	Description
AMAR *AR3+	The content of AR3 is incremented by 1.

### **AMAR**

#### Modify Extended Auxiliary Register Content

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AMAR Smem, XAdst	No	3	1	AD

**Opcode** 

1110 1100 AAAA AAAI XDDD 1110

**Operands** 

Smem, XAdst

**Description** 

This instruction computes the effective address specified by the Smem operand field and modifies the 23-bit destination register (XARx, XSP, XSSP, XDP, or XCDP). This operation is completed in the address phase of the pipeline by the A-unit address generator. Data memory is not accessed.

The premodification or postmodification of the auxiliary register (ARx), the use of port(#K), and the use of the port(Smem) qualifier is not supported for this instruction. The use of auxiliary register offset operations is supported. If the corresponding bit (ARnLC) in status register ST2\_55 is set to 1, the circular buffer management also controls the result stored in XAdst.

**Status Bits** 

Affected by ST2 55

Affects none

Repeat

This instruction can be repeated.

See Also

See the following other related instructions:

- ☐ AMAR (Modify Auxiliary Register Content)
- ☐ AMOV (Load Extended Auxiliary Register with Immediate Value)
- ☐ MOV (Load Extended Auxiliary Register from Memory)

Syntax	Description
AMAR *AR1, XAR0	The content of AR1 is loaded into XAR0.

## **AMAR**

# Parallel Modify Auxiliary Register Contents

## **Syntax Characteristics**

					Parallel				
No.	Syntax				Enable Bit	Size	Cycles	Pipeline	
[1]	AMAR Xmem,	, Ymem, Cmei	m		No	4	1	X	
Opcod	е		1000	0101 XXXM	MMYY YMM	ИМ 10	mm xxx	x xxxx	
Opera	nds	Cmem, Xr	mem, Ymem						
Descri	ption		This instruction performs three parallel modify auxiliary register (MAR) operations in one cycle. The auxiliary register modification is specified by:						
		☐ the content of data memory operand Xmem							
		the co	☐ the content of data memory operand Ymem						
		_	ontent of a cient address	data memory of sing mode	operand Cm	em, ad	ddressed	using the	
Status	Bits	Affected b	y none						
		Affects	none						
Repea	t	This instru	ıction can be	repeated.					
See Al	so	See the fo	llowing othe	r related instruc	ctions:				
		☐ AMAF	R (Modify Au	xiliary Register	Content)				
		☐ AMAF	R (Modify Ext	ended Auxiliary	/ Register Co	ontent)			
Examp	le								

Syntax	Description
AMAR *AR3+, *AR4-, *CDP	AR3 is incremented by 1. AR4 is decremented by 1. CDP is not modified.

## AMAR::MAC

Modify Auxiliary Register Content with Parallel Multiply and Accumulate

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AMAR Xmem :: MAC[R][40] [u	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx			4	1	Х
[2]	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx >> #16			No	4	1	X
<b>Description</b> These instructions perform two parallel operations in one cycle auxiliary register (MAR), and multiply and accumulate (MAC). The operation are executed in the two D-unit MACs.					-		
Status	Bits	Affected by	FRCT, M40, RDM, SA	ATD, SMUL,	SXMD		
Affects A		ACOVx, ACOVy					
See Al	so	See the followi	ng other related instruc	tions:			
		☐ AMAR (Mo	odify Auxiliary Register	Content)			
	AMAR::MPY (Modify Auxiliary			gister Conte	nt with	Parallel I	Multiply)
		☐ AMAR::MA	AS (Modify Auxiliary Reg	gister Conten	t with I	Parallel M	lultiply and

Subtract)

☐ MAC (Multiply and Accumulate)

#### Modify Auxiliary Register Content with Parallel Multiply and Accumulate

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	No	4	1	Х

#### **Opcode**

1000 0011 XXXM MMYY YMMM 11mm uuxx DDg%

#### **Operands**

ACx, Cmem, Xmem, Ymem

#### Description

This instruction performs two parallel operations in one cycle: modify auxiliary register (MAR), and multiply and accumulate (MAC):

```
mar(Xmem)
:: ACx = ACx + (Ymem * Cmem)
```

The operations are executed in the two D-unit MACs. The first operation performs an auxiliary register modification. The auxiliary register modification is specified by the content of data memory operand Xmem.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.

When an overflow is detected, the accumulator is saturated according to SATD.
This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.
For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

error, the Cmem operand must not be mapped on external memory.

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx

**Repeat** This instruction can be repeated.

Syntax	Description
AMAR *AR3+ :: MAC uns(*AR4), uns(*CDP), AC0	Both instructions are performed in parallel. AR3 is incremented by 1. The unsigned content addressed by AR4 multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) is added to the content of AC0 and the result is stored in AC0.

#### Modify Auxiliary Register Content with Parallel Multiply and Accumulate

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx >> #16	No	4	1	Χ

#### Opcode

1000 0100 XXXM MMYY YMMM 01mm uuxx DDg%

#### **Operands**

ACx, Cmem, Xmem, Ymem

#### Description

This instruction performs two parallel operations in one cycle: modify auxiliary register (MAR), and multiply and accumulate (MAC):

```
mar(Xmem)
:: ACx = (ACx >> #16) + (Ymem * Cmem)
```

The operations are executed in the two D-unit MACs. The first operation performs an auxiliary register modification. The auxiliary register modification is specified by the content of data memory operand Xmem.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx shifted right by 16 bits. The shifting operation is performed with a sign extension of source accumulator ACx(39).
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.
- This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.
- ☐ For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx

**Repeat** This instruction can be repeated.

Syntax	Description
AMAR *AR2+ :: MAC uns(*AR1), uns(*CDP), AC0 >> #16	Both instructions are performed in parallel. AR2 is incremented by 1. The unsigned content addressed by AR1 multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) is added to the content of AC0 shifted right by 16 bits and the result is stored in AC0. An overflow is detected in AC0.

Before				After			
AC0	00	6900	0000	AC0	00	95C0	9200
AC1	00	0023	0000	AC1	00	0023	0000
*AR1			EF00	*AR1			EF00
AR2			0201	AR2			0202
*CDP			A067	*CDP			A067
ACOV0			0	ACOV0			1
ACOV1			0	ACOV1			0
CARRY			0	CARRY			0
M40			0	M40			0
FRCT			0	FRCT			0
SATD			0	SATD			0

#### AMAR::MAS

### Modify Auxiliary Register Content with Parallel Multiply and Subtract

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AMAR Xmem :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	No	4	1	Х

#### **Opcode**

1000 0101 XXXM MMYY YMMM 00mm uuxx DDg%

#### **Operands**

ACx, Cmem, Xmem, Ymem

#### Description

This instruction performs two parallel operations in one cycle: modify auxiliary register (MAR), and multiply and subtract (MAS):

```
mar(Xmem)
:: ACx = ACx - (Ymem * Cmem)
```

The operations are executed in the two D-unit MACs. The first operation performs an auxiliary register modification. The auxiliary register modification is specified by the content of data memory operand Xmem.

The second operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.

	When an overflow is detected, the accumulator is saturated according to SATD.
	This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.
	For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.
Eac	ch data flow can also disable the usage of the corresponding MAC unit.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

- ☐ AMAR (Modify Auxiliary Register Content)
- ☐ AMAR::MAC (Modify Auxiliary Register Content with Parallel Multiply and Accumulate)
- ☐ AMAR::MPY (Modify Auxiliary Register Content with Parallel Multiply)

Syntax	Description
AMAR *AR3+ :: MAS uns(*AR4), uns(*CDP), AC0	Both instructions are performed in parallel. AR3 is incremented by 1. The unsigned content addressed by AR4 multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) is subtracted from the content of AC0 and the result is stored in AC0.

#### AMAR::MPY

#### Modify Auxiliary Register Content with Parallel Multiply

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AMAR Xmem :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	No	4	1	Х

#### Opcode

|1000 0010 | XXXM MMYY | YMMM 11mm | uuxx DDg%

#### **Operands**

ACx, Cmem, Xmem, Ymem

#### Description


This instruction performs two parallel operations in one cycle: modify auxiliary register (MAR) and multiply:

mar(Xmem) :: ACx = Ymem \* Cmem

The operations are executed in the two D-unit MACs. The first operation performs an auxiliary register modification. The auxiliary register modification is specified by the content of data memory operand Xmem.

The second operation performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.



Syntax	Description
AMAR *AR3+ :: MPY uns(*AR4), uns(*CDP), AC0	Both instructions are performed in parallel. AR3 is incremented by 1. The unsigned content addressed by AR4 is multiplied by the unsigned content addressed by the coefficient data pointer register (CDP) and the result is stored in AC0.

| 1110 | 1100 | AAAA | AAAI | ODDD | 1110

## AMOV

**Operands** 

### Load Extended Auxiliary Register with Immediate Value

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AMOV k23, XAdst	No	6	1	AD

Opcode

**Description** This instruction loads a 23-bit unsigned constant (k23) into the 23-bit

destination register (XARx, XSP, XSSP, XDP, or XCDP):

XAdst = k23

k23, XAdst

This operation is completed in the address phase of the pipeline by the A-unit address generator. Data memory is not accessed.

The premodification or postmodification of the auxiliary register (ARx), the use of port(#K), and the use of the port(Smem) qualifier is not supported for this instruction. The use of auxiliary register offset operations is supported. If the corresponding bit (ARnLC) in status register ST2\_55 is set to 1, the circular buffer management also controls the result stored in XAdst.

Status Bits Affected by ST2\_55

Affects none

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

- ☐ AMAR (Modify Extended Auxiliary Register Content)
- ☐ MOV (Load Extended Auxiliary Register from Memory)
- ☐ MOV (Store Extended Auxiliary Register Content to Memory)

Syntax	Description
AMOV #7FFFFFh, XAR0	The 23-bit value (7FFFFFh) is loaded into XAR0.

## **AMOV**

## Modify Auxiliary or Temporary Register Content

## **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	AMOV TAx, TAy	No	3	1	AD
[2]	AMOV P8, TAx	No	3	1	AD
[3]	AMOV D16, TAx	No	4	1	AD

Description	These instructions perform, in the A-unit address generation units:
	<ul> <li>a move from auxiliary or temporary register TAx to auxiliary or temporary register TAy</li> </ul>
	<ul> <li>a load in the auxiliary or temporary registers TAx of a program address defined by a program address label assembled into P8</li> </ul>
	<ul> <li>a load in the auxiliary or temporary registers TAx of the absolute data address signed constant D16</li> </ul>
	The operation is performed in the address phase of the pipeline, however data memory is not accessed.
Status Bits	Affected by none
	Affects none
See Also	See the following other related instructions:
	☐ AADD (Modify Auxiliary or Temporary Register Content by Addition)
	☐ AMAR (Modify Auxiliary Register Content)
	☐ AMAR (Modify Extended Auxiliary Register Content)
	☐ ASUB (Modify Auxiliary or Temporary Register Content by Subtraction)
	☐ MOV (Load Auxiliary or Temporary Register from Memory)

## Modify Auxiliary or Temporary Register Content

## **Syntax Characteristics**

[1] AMOV TAY TAY	No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1] AMOV IAA, IAY	[1]	AMOV TAx, TAy	No	3	1	AD

0001 010E FSSS xxxx FDDD 0001 **Opcode** 0001 010E FSSS xxxx FDDD 1001

The assembler selects the opcode depending on the instruction position in a

paralleled pair.

**Operands** TAx, TAy

**Description** This instruction performs, in the A-unit address generation units, a move from

> the auxiliary or temporary register TAx to auxiliary or temporary register TAy. The operation is performed in the address phase of the pipeline; however, data

memory is not accessed.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Example 1

Syntax	Description
AMOV AR1, AR0	The content of AR1 is copied to AR0.

Syntax	Description
AMOV T1, T0	The content of T1 is copied to T0.

## Modify Auxiliary or Temporary Register Content

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	AMOV P8, TAx	No	3	1	AD

0001 010E PPPP PPPP FDDD 0101 Opcode 0001 010E PPPP PPPP FDDD 1101

The assembler selects the opcode depending on the instruction position in a

paralleled pair.

**Operands** TAx, P8

Description This instruction performs, in the A-unit address generation units, a load in the

> auxiliary or temporary registers TAx of a program address defined by a program address label assembled into P8. The operation is performed in the address phase of the pipeline; however, data memory is not accessed.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

**Example 1** 

Syntax	Description
AMOV #255, AR0	The unsigned 8-bit value (255) is copied to AR0.

Syntax	Description
AMOV #255, T0	The unsigned 8-bit value (255) is copied to T0.

## Modify Auxiliary or Temporary Register Content

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[3]	AMOV D16, TAx			No	4	1	AD
Opcode	e	0111	0111 DDDD	DDDD DDD	D DD	DD FDD	D xxxx

**Operands** TAx, D16

**Description** This instruction performs, in the A-unit address generation units, a load in the

> auxiliary or temporary registers TAx of the absolute data address signed constant D16. The operation is performed in the address phase of the pipeline;

however, data memory is not accessed.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
AMOV #FFFFh, T1	The address FFFFh is copied to T1.

## **AMOV**

## Modify Extended Auxiliary Register Content

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	mar(XACdst =	XACsrc)		Yes	3	1	AD
Opcod	e	DAG_X:	0001	010E XAC	.s 00	01 XAC	D 0001
		DAG_Y:	0001	010E XAC	S 00	01 XAC	D 1001
Operar	nds	XARx, XARy, XCDP					
Descri	ption	This instruction performs, move from one addressin XACsrc to XACdst, and performed in the address paccessed.	ng register stores the	to another a result in X	addres ACdst	sing regi . The op	ister, from peration is
		Compatibility with C54x	devices (C	54CM = 1)			
		None.					
Status	Bits	Affected by					
		Affects					
Repeat	t	This instruction can be rep	eated.				
See Als	so	See the following other rel	ated instruc	tions:			
		☐ Load Extended Auxilia	ıry Register	from Memor	у		
		☐ Load Extended Auxilia	ıry Register	with Immedi	ate Va	lue	
		☐ Modify Auxiliary Regis	ter Content				
		☐ Move Extended Auxilia	ary Register	Content			
		☐ Store Extended Auxilia	ary Register	Content to N	Memor	у	
		☐ Modify Extended Auxil	iary Registe	er Content by	/ Addit	ion	
		☐ Modify Extended Auxil	iary Registe	er Content by	/ Subtr	action	

## Example 1

Syntax	Description
mar(XAR1 = XAR0)	The content of XAR0 is copied to XAR1.

Before			After		
XAR0	12	3456	XAR0	12	3456
XAR1	43	5634	XAR1	12	3456

## Example 2

Syntax	Description
mar(XCDP = XAR7)	The content of XAR7 is copied to XCDP.

Before		After		
XCDP	00 8000	XCDP	01 4000	
XAR7	01 4000	XAR7	01 4000	

#### Execution

(XACsrc) -> XACdst

## **AND**

## Bitwise AND

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AND src, dst	Yes	2	1	Х
[2]	AND k8, src, dst	Yes	3	1	X
[3]	AND k16, src, dst	No	4	1	X
[4]	AND Smem, src, dst	No	3	1	X
[5]	AND ACx << #SHIFTW[, ACy]	Yes	3	1	X
[6]	<b>AND</b> k16 <b>&lt;&lt; #16</b> , [ACx,] ACy	No	4	1	X
[7]	AND k16 << #SHFT, [ACx,] ACy	No	4	1	X
[8]	AND k16, Smem	No	4	1	X

Description	These instructions perform a bitwise AND operation:
	☐ In the D-unit, if the destination operand is an accumulator.
	☐ In the A-unit ALU, if the destination operand is an auxiliary or temporary register.
	☐ In the A-unit ALU, if the destination operand is the memory.
Status Bits	Affected by C54CM
	Affects none
See Also	See the following other related instructions:
	☐ BAND (Bitwise AND Memory with Immediate Value and Compare to Zero
	☐ OR (Bitwise OR)
	☐ XOR (Bitwise Exclusive OR)

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	AND src, dst	Yes	2	1	Х

#### **Opcode**

0010 100E FSSS FDDD

**Operands** 

dst, src

Description

This instruction performs a bitwise AND operation between two registers:

dst = dst & src

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** 

Affected by none

Affects

none

Repeat

This instruction can be repeated.

Syntax	Description
AND AC0, AC1	The content of AC0 is ANDed with the content of AC1 and the result is stored in AC1.

Before				After			
AC0	7E	2355	4FC0	AC0	7E	2355	4FC0
AC1	0F	E340	5678	AC1	0E	2340	4640

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	AND k8, src, dst	Yes	3	1	Χ

#### Opcode

0001 100E kkkk kkkk FDDD FSSS

#### **Operands**

dst, k8, src

#### Description

This instruction performs a bitwise AND operation between a source (src) register content and an 8-bit value, k8:

dst = src & k8

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

Status Bits Affected by

Affects none

#### Repeat

This instruction can be repeated.

none

Syntax	Description
AND #FFh, AC1, AC0	The content of AC1 is ANDed with the unsigned 8-bit value (FFh) and the result is
	stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	AND k16, src, dst	No	4	1	X

## **Opcode**

0111 1101 kkkk kkkk kkkk kkkk FDDD FSSS

#### **Operands**

dst, k16, src

#### **Description**

This instruction performs a bitwise AND operation between a source (src) register content and a 16-bit unsigned constant, k16:

dst = src & k16

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** Affected by none

> Affects none

#### Repeat This instruction can be repeated.

Syntax	Description
AND #FFFFh, AC1, AC0	The content of AC1 is ANDed with the unsigned 16-bit value (FFFFh) and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	AND Smem, src, dst	No	3	1	Х

#### Opcode

1101 1001 AAAA AAAI FDDD FSSS

#### **Operands**

dst, Smem, src

#### Description

This instruction performs a bitwise AND operation between a source (src) register content and a memory (Smem) location:

dst = src & Smem

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

#### Status Bits

Affected by none

Affects

none

## Repeat

This instruction can be repeated.

Syntax	Description
AND *AR3, AC1, AC0	The content of AC1 is ANDed with the content addressed by AR3 and the result is stored in AC0.
	Stored in 7.00.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	AND ACx << #SHIFTW[, ACy]	Yes	3	1	Χ

## Opcode

| 0001 000E | DDSS 0000 | xxSH IFTW

## **Operands**

ACx, ACy, SHIFTW

## **Description**

This instruction performs a bitwise AND operation between an accumulator (ACy) content and an accumulator (ACx) content shifted by the 6-bit value, SHIFTW:

ACy = ACy & (ACx <<< #SHIFTW)

- ☐ The shift and AND operations are performed in one cycle in the D-unit shifter.
- $\square$  When M40 = 0 and C54CM = 0, input operands ACx(31-0) are zero extended to 40 bits. Otherwise, ACx(39-0) is used as is.
- The input operand (ACx) is shifted by a 6-bit immediate value in the D-unit shifter.
- ☐ The CARRY status bit is not affected by the logical shift operation.

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the intermediary logical shift is performed as if M40 is locally set to 1. The 8 upper bits of the 40-bit intermediary result are not cleared.

#### **Status Bits**

Affected by C54CM, M40

Affects none

#### Repeat

This instruction can be repeated.

Syntax	Description
AND AC1 << #30, AC0	The content of AC0 is ANDed with the content of AC1 logically shifted left by 30 bits and the result is stored in AC0.

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	<b>AND</b> k16 <b>&lt;&lt; #16</b> , [ACx,] ACy	No	4	1	Χ

0111 1010 kkkk kkkk kkkk kkkk SSDD 010x Opcode

**Operands** ACx, ACy, k16

This instruction performs a bitwise AND operation between an accumulator Description

(ACx) content and a 16-bit unsigned constant, k16, shifted left by 16 bits:

ACy = ACx & (k16 <<< #16)

☐ The operation is performed on 40 bits in the D-unit ALU.

Input operands are zero extended to 40 bits.

☐ The input operand (k16) is shifted 16 bits to the MSBs.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description		
AND #FFFFh << #16, AC1, AC0	The content of AC1 is ANDed with the unsigned 16-bit value (FFFFh)		
	logically shifted left by 16 bits and the result is stored in AC0.		

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[7]	<b>AND</b> k16 << #8	SHFT	, [ACx,] ACy	No	4	1	Х
<b>Opcode</b>   0111 0010   kkk			0111 0010 kkkk	kkkk kkk	ck kk	kk SSC	D SHFT
Operands ACx, ACy, k16, SHFT							
Description		This instruction performs a bitwise AND operation between an accumulator (ACx) content and a 16-bit unsigned constant, k16, shifted left by the 4-bit value, SHFT:					
		AC	y = ACx & (k16 <<< #SHFT)				
			The shift and AND operations are shifter.	e performed	in one	cycle in	the D-unit
			When M40 = 0 and C54CM = 0 extended to 40 bits. Otherwise, A			•	) are zero
			The input operand (k16) is shifted shifter.	by a 4-bit imr	mediat	e value in	the D-unit
			The CARRY status bit is not affect	ted by the lo	gical s	hift opera	ation.

## **Status Bits**

Affected by C54CM, M40

Affects none

## Repeat

This instruction can be repeated.

Syntax	Description		
AND #FFFFh << #15, AC1, AC0	The content of AC1 is ANDed with the unsigned 16-bit value (FFFFh) logically shifted left by 15 bits and the result is stored in AC0.		

#### Bitwise AND

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[8]	AND k16, Smem	No	4	1	X

| 1111 0100 | AAAA AAAI | kkkk kkkk kkkk kkkk Opcode

**Operands** k16, Smem

Description This instruction performs a bitwise AND operation between a memory (Smem)

location and a 16-bit unsigned constant, k16.

Smem = Smem & k16

☐ The operation is performed on 16 bits in the A-unit ALU.

☐ The result is stored in memory.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

#### **Example**

Syntax	Description	
AND #0FC0, *AR1	The content addressed by AR1 is ANDed with the unsigned 16-bit value (FC0h) and the result is stored in the location addressed by AR1.	

Before After \*AR1 5678 \*AR1 0640

## **ASUB**

## Modify Auxiliary or Temporary Register Content by Subtraction

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>ASUB</b> TAx, TAy	No	3	1	AD
[2]	ASUB P8, TAx	No	3	1	AD

<b>Description</b> These instructions perform, in the A-unit address generation units:	
<ul> <li>a subtraction between two auxiliary or temporary registers, TAy a and stores the result in TAy</li> </ul>	ınd TAx,
<ul> <li>a subtraction between the auxiliary or temporary registers TA program address defined by a program address label assemble unsigned P8, and stores the result in TAx</li> </ul>	
The operation is performed in the address phase of the pipeline, howe memory is not accessed.	ver data
If the destination register is an auxiliary register and the correspor (ARnLC) in status register ST2_55 is set to 1, the circular buffer mana controls the result stored in the destination register.	•
Status Bits Affected by ST2_55	
Affects none	
See Also See the following other related instructions:	
<ul> <li>AADD (Modify Auxiliary or Temporary Register Content by Addit</li> </ul>	ion)
☐ AMAR (Modify Auxiliary Register Content)	

☐ AMAR (Modify Extended Auxiliary Register Content)

☐ AMOV (Modify Auxiliary or Temporary Register Content)

#### Modify Auxiliary or Temporary Register Content by Subtraction

#### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ASUB TAx, TAy		No	3	1	AD
Opcod	е	0001	010E FSS	S xx	xx   FDD	D 0010
		0001	010E FSS	S xx	xx FDD	D 1010

The assembler selects the opcode depending on the instruction position in a paralleled pair.

Operands

TAx, TAy

**Description** 

This instruction performs, in the A-unit address generation units, a subtraction between two auxiliary or temporary registers, TAy and TAx, and stores the result in TAy. The content of TAx is considered signed:

$$TAy = TAy - TAx$$

The operation is performed in the address phase of the pipeline; however, data memory is not accessed.

If the destination register is an auxiliary register and the corresponding bit (ARnLC) in status register ST2\_55 is set to 1, the circular buffer management controls the result stored in the destination register.

#### Compatibility with C54x devices (C54CM = 1)

In the translated code section, the ASUB instruction must be executed with C54CM set to 1.

When circular modification is selected for the destination auxiliary register, this instruction modifies the selected destination auxiliary register by using BK03 as the circular buffer size register; BK47 is not used.

Status Bits Affected by ST2 55

Affects none

**Repeat** This instruction can be repeated.

# Example 1

Syntax	Description
ASUB T0, AR0	The signed content of T0 is subtracted from the content of AR0 and the result is stored in AR0.

Before		After		
XAR0	01 8000	XAR0	01	0000
TO	8000	T0		8000

Syntax	Description
ASUB T1, T0	The content of T1 is subtracted from the content of T0 and the result is stored in T0.

#### Modify Auxiliary or Temporary Register Content by Subtraction

#### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[2]	ASUB P8, TAx		No	3	1	AD
Opcode	e	0001	010E   PPP	P PP	PP FDD	D 0110
		0001	010E PPP	P PP	PP FDD	D 1110

The assembler selects the opcode depending on the instruction position in a paralleled pair.

#### **Operands**

TAx, P8

#### Description

This instruction performs, in the A-unit address generation units, a subtraction between the auxiliary or temporary register TAx and a program address defined by a program address label assembled into unsigned P8, and stores the result in TAx:

$$TAx = TAx - P8$$

The operation is performed in the address phase of the pipeline; however, data memory is not accessed.

If the destination register is an auxiliary register and the corresponding bit (ARnLC) in status register ST2\_55 is set to 1, the circular buffer management controls the result stored in the destination register.

#### Compatibility with C54x devices (C54CM = 1)

In the translated code section, the ASUB instruction must be executed with C54CM set to 1.

When circular modification is selected for the destination auxiliary register, this instruction modifies the selected destination auxiliary register by using BK03 as the circular buffer size register; BK47 is not used.

#### **Status Bits**

Affected by ST2\_55

Affects

none

#### Repeat

This instruction can be repeated.

Syntax	Description
ASUB #255, AR0	The unsigned 8-bit value (255) is subtracted from the signed content of AR0 and the result is stored in AR0.

# **ASUB**

# Modify Extended Auxiliary Register Content by Subtraction

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ASUB XACsrc	, XACdst		Yes	3	1	AD
Opcod	e	DAG_X:	0001	010E XAC	CS 00	01   XAC	D 0010
		DAG_Y:	0001	010E XAC	CS 00	01 XAC	D 1010
Operar	nds	XARx, XARy, XCDP					
Description		This instruction performs, in the subtraction between two auxiliance XACsrc, and stores the result address phase of the pipeline of the destination register is a (ARnLC) in status register Sequalifier is in paralleled, the coresult stored in the destination	liary or continuity of the con	ther address dst. The ope er, data mem ary register as set to 1 cuffer manage	ing reg eration nory is and the or the	gisters, X is perfori not acces e corresp circular a	ACdst and med in the ssed.  conding bit addressing
		Compatibility with C54x de	vices (C	54CM = 1)			
		None.					
Status	Bits	Affected by					
		Affects					
Repeat	t	This instruction can be repeat	ted.				

# See the following other related instructions: AADD (Modify Auxiliary or Temporary Register Content by Addition) AADD (Modify Extended Auxiliary Register Content by Addition) AMAR (Modify Extended Auxiliary Register Content) AMAR (Parallel Modify Auxiliary Register Contents) AMAR::MAC (Modify Auxiliary Register Content with Parallel Multiply and Accumulate) AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract) AMAR::MPY (Modify Auxiliary Register Content with Parallel Multiply) AMOV (Modify Auxiliary or Temporary Register Content) ASUB (Modify Auxiliary or Temporary Register Content by Subtraction)

#### **Example 1**

Syntax	Description
ASUB XAR0, XAR1	The content of XAR0 is subtracted from XAR1 and stored in XAR1.

Before		After	
XAR0	12 3456	XAR0	12 3456
XAR1	43 5634	XAR1	31 21DE

#### Example 2

Syntax	Description
ASUB XAR7, XCDP	The content of XAR7 is subtracted from XCDP and stored in XCDP.

Before		After	
XCDP	00 8000	XCDP	00 7000
XAR7	00 1000	XAR7	00 1000

#### Execution

(XACdst) - (XACsrc) -> XACdst



#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>B</b> ACx	No	2	10	Х
[2]	<b>B</b> L7	Yes	2	6 <sup>†</sup>	AD
[3]	<b>B</b> L16	Yes	3	6 <sup>†</sup>	AD
[4]	<b>B</b> P24	No	4	5	D

<sup>&</sup>lt;sup>†</sup> This instruction executes in 3 cycles if the addressed instruction is in the instruction buffer unit.

**Description** This instruction branches to a 24-bit program address defined by the content

of the 24 lowest bits of an accumulator (ACx), or to a program address defined

by the program address label assembled into Lx or P24.

These instructions cannot be repeated.

**Status Bits** Affected by none

> Affects none

See Also See the following other related instructions:

- ☐ BCC (Branch Conditionally)
- ☐ BCC (Branch on Auxiliary Register Not Zero)
- BCC (Compare and Branch)
- ☐ CALL (Call Unconditionally)

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>B</b> ACx	No	2	10	Х

1001 0001 xxxx xxSS Opcode

ACx **Operands** 

Description This instruction branches to a 24-bit program address defined by the content

of the 24 lowest bits of an accumulator (ACx).

**Status Bits** Affected by none

> Affects none

Repeat This instruction cannot be repeated.

## **Example**

Syntax	Description
B AC0	Program control is passed to the program address defined by the content of AC0(23–0).

Before After AC0 00 0000 403D AC0 00 0000 403D PC 001F0A PC 00403D

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles <sup>†</sup>	Pipeline
[2]	<b>B</b> L7	Yes	2	6	AD
[3]	<b>B</b> L16	Yes	3	6	AD

<sup>&</sup>lt;sup>†</sup> Executes in 3 cycles if the addressed instruction is in the instruction buffer unit.

0100 101E OLLL LLLL **Opcode** L7

> 0000 011E LLLL LLLL LLLL L16

**Operands** Lx

**Description** This instruction branches to a program address defined by a program address

label assembled into Lx.

**Status Bits** Affected by none

> Affects none

Repeat This instruction cannot be repeated.

#### **Example**

Syntax	Description
B branch	Program control is passed to the absolute address defined by branch.

B branch MOV #1, AC0 address: 004044 branch ...... 006047 MOV #0, AC0

Before After

PC PC 004042 006047 00 0000 0001 AC0 00 0000 0000 AC0

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	<b>B</b> P24	No	4	5	D

0110 1010 PPPP PPPP PPPP PPPP PPPP Opcode

P24 **Operands** 

Description This instruction branches to a program address defined by a program address

label assembled into P24.

**Status Bits** Affected by none

> Affects none

Repeat This instruction cannot be repeated.

#### **Example**

Syntax	Description
B branch	Program control is passed to the absolute address defined by branch.

B branch MOV #1, AC0 address: 004044 ... ... branch ...... 006047 MOV #0, AC0

Before After

PC PC 004042 006047 00 0000 0001 AC0 AC0 00 0000 0000

# **BAND**

## Bitwise AND Memory with Immediate Value and Compare to Zero

## **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BAND Smem,	k16 <b>, TC1</b>			No	4	1	Х
[2]	BAND Smem, I	k16, <b>TC2</b>			No	4	1	Х
Opcode	e	TC1	1111	0010 AAAA	AAAI   kkk	k kk	kk kkk	k kkkk
		TC2	1111	0011 AAAA	AAAI kkk	k kk	kk kkk	k kkkk
Operar	nds	k16, Smem, T	Сх					
Descri	ption		6, is AND	ns a bit field ma Ded with the me	•			
		if( ((Smem)	AND k	16 ) == 0)				
		TCx = 0						
		else						
		TCx = 1						
Status	Bits	Affected by	none					
		Affects	TCx					
Repeat	t	This instructio	n can be	repeated.				
See Als	so	See the follow	ing othe	r related instruc	ctions:			
		☐ AND (Bitw	ise AND	))				

Syntax	Description		
BAND *AR0, #0060h, TC1	The unsigned 16-bit value (0060h) is ANDed with the content addressed by AR0. The result is 1, TC1 is set to 1.		

Before		After	
*AR0	0040	*ARO	0040
TC1	0	TC1	1

#### **BCC**

#### Branch Conditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles <sup>†</sup>	Pipeline
[1]	BCC I4, cond	No	2	6/5	R
[2]	BCC L8, cond	Yes	3	6/5	R
[3]	BCC L16, cond	No	4	6/5	R
[4]	BCC P24, cond	No	5	5/5	R

<sup>†</sup> x/y cycles: x cycles = condition true, y cycles = condition false

#### Description

These instructions evaluate a single condition defined by the cond field in the read phase of the pipeline. If the condition is true, a branch occurs to the program address label assembled into I4, Lx, or P24. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond field of the instruction. See Table 1–3 for a list of conditions.

The instruction selection depends on the branch offset between the current PC value and the program branch address specified by the label.

These instructions cannot be repeated.

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**See Also** See the following other related instructions:

- □ B (Branch Unconditionally)
- ☐ BCC (Branch on Auxiliary Register Not Zero)
- ☐ BCC (Compare and Branch)
- □ CALLCC (Call Conditionally)

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles <sup>†</sup>	Pipeline
[1]	BCC I4, cond	No	2	6/5	R

<sup>†</sup> x/y cycles: x cycles = condition true, y cycles = condition false

0110 0111 1000 0000 Opcode

**Operands** cond, I4

Description This instruction evaluates a single condition defined by the cond field in the

> read phase of the pipeline. If the condition is true, a branch occurs to the program address label assembled into I4. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond

field of the instruction. See Table 1–3 for a list of conditions.

Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40

was set to 1.

**Status Bits** ACOVx, CARRY, C54CM, M40, TCx Affected by

> **ACOV**x Affects

Repeat This instruction cannot be repeated.

Syntax	Description
BCC branch, AC0 != #0	The content of AC0 is not equal to 0, control is passed to the program address
	label defined by branch.

	BCC branch, AC0 != #0		
		address:	004057
branch			00405A
1:			

Before		Arter	
AC0	00 0000 3000	AC0 00	0000 3000
PC	004055	PC	00405A

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles†	Pipeline
[2]	BCC L8, cond	Yes	3	6/5	R
[3]	BCC L16, cond	No	4	6/5	R

<sup>†</sup> x/y cycles: x cycles = condition true, y cycles = condition false

L16

Opcode L8 0000 010E xCCC CCCC LLLL LLLL

0110 1101 xCCC CCCC LLLL LLLL LLLL

Operands cond, Lx

**Description** This instruction evaluates a single condition defined by the cond field in the

read phase of the pipeline. If the condition is true, a branch occurs to the program address label assembled into Lx. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond

field of the instruction. See Table 1–3 for a list of conditions.

Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40

was set to 1.

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**Repeat** This instruction cannot be repeated.

#### **Example**

Syntax	Description
BCC branch, AC0 != #0	The content of AC0 is not equal to 0, control is passed to the program address label defined by branch.

branch			00305A
:			
	BCC branch, AC0 != #0		
		address:	004057

Before	After

ACO 00 0000 3000 ACO 00 0000 3000 PC 004055 PC 00305A

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles <sup>†</sup>	Pipeline
[4]	BCC P24, cond	No	5	5/5	R

<sup>†</sup> x/y cycles: x cycles = condition true, y cycles = condition false

Operands cond, P24

Description

This instruction evaluates a single condition defined by the cond field in the read phase of the pipeline. If the condition is true, a branch occurs to the program address label assembled into P24. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond field of the instruction. See Table 1–3 for a list of conditions.

Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40

was set to 1.

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**Repeat** This instruction cannot be repeated.

#### **Example**

Syntax	Description
BCC branch, AC0 != #0	The content of AC0 is not equal to 0, control is passed to the program address label defined by branch.

.sect "code1"
......
BCC branch, AC0 != #0
...... address: 004057
.sect "code2"
branch ..... 00F05A

Beiore		Arter	
AC0	00 0000 3000	AC0	00 0000 3000
PC	004055	PC	00F05A

## BCC

#### Branch on Auxiliary Register Not Zero

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles†	Pipeline
[1]	BCC L16, ARn_mod != #0	No	4	6/5	AD

<sup>†</sup> x/y cycles: x cycles = condition true, y cycles = condition false

#### Opcode

| 1111 1100 | AAAA AAAI | LLLL | LLLL | LLLL

#### **Operands**

ARn\_mod, L16

#### **Description**

This instruction performs a conditional branch (selected auxiliary register content not equal to 0) of the program counter (PC). The program branch address is specified as a 16-bit signed offset, L16, relative to PC. Use this instruction to branch within a 64K-byte window centered on the current PC value.

The possible addressing operands can be grouped into three categories:

- ARx not modified (ARx as base pointer), some examples:
  - \*AR1; No modification or offset
    - \*AR1(#15); Use 16-bit immediate value (15) as offset
    - \*AR1(T0); Use content of T0 as offset
    - \*AR1(short(#4)); Use 3-bit immediate value (4) as offset
- ☐ ARx modified before being compared to 0, some examples:
  - \*-AR1; Decrement by 1 before comparison
  - \*+AR1(#20); Add 16-bit immediate value (20) before comparison
- ARx modified after being compared to 0, some examples:
  - \*AR1+; Increment by 1 after comparison
  - \*(AR1 T1); Subtract content of T1 after comparison
- 1) The content of the selected auxiliary register (ARn) is premodified in the address generation unit.
- 2) The (premodified) content of ARn is compared to 0 and sets the condition in the address phase of the pipeline.
- 3) If the condition is not true, a branch occurs. If the condition is true, the instructions are executed in sequence.
- 4) The content of ARn is postmodified in the address generation unit.

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1:

The premodifier \*ARn(T0) is not available; \*ARn(AR0) is available.

The postmodifiers \*(ARn + T0) and \*(ARn - T0) are not available; \*(ARn + AR0) and \*(ARn - AR0) are available.

The legality of the modifier usage is checked by the assembler when using the .c54cm\_on and .c54cm\_off assembler directives.

**Status Bits** Affected by C54CM

> Affects none

Repeat This instruction cannot be repeated.

See Also See the following other related instructions:

□ B (Branch Unconditionally)

☐ BCC (Branch Conditionally)

☐ BCC (Compare and Branch)

Syntax	Description
BCC branch, *AR1(#6) != #0	The content of AR1 is compared to 0. The content is not 0, program control is passed to the program address label defined by branch.

	BCC branch, *AR1(#6) != #0	address:	004004
		;	00400A
branch		;	00400C
:			

Before		After	
AR1	0005	AR1	0005
PC.	004004	PC	004000

Syntax	Description
BCC branch, *AR3-!=#0	The content of AR3 is compared to 0. The content is 0, program control is passed to the next instruction (the branch is not taken). AR3 is decremented by
	1 after the comparison.

	BCC branch, *AR3-!=#0	address:	00400F
		;	004013
branch		;	004015
branch		;	00401

Before		After	
AR3	0000	AR3	FFFF
DС	00400F	PC	004013

# BCC

#### Compare and Branch

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles <sup>†</sup>	Pipeline
[1]	BCC[U] L8, src RELOP K8	No	4	7/6	Χ

<sup>†</sup> x/y cycles: x cycles = condition true, y cycles = condition false

#### **Opcode**

0110 1111 FSSS ccxu KKKK KKKK LLLL LLLL

#### **Operands**

K8, L8, RELOP, src

#### Description

This instruction performs a comparison operation between a source (src) register content and an 8-bit signed value, K8. The instruction performs a comparison in the D-unit ALU or in the A-unit ALU. The comparison is performed in the execute phase of the pipeline. If the result of the comparison is true, a branch occurs.

The program branch address is specified as an 8-bit signed offset, L8, relative to the program counter (PC). Use this instruction to branch within a 256-byte window centered on the current PC value.

The comparison depends on the optional U keyword and, for accumulator comparisons, on M40.

- In the case of an unsigned comparison, the 8-bit constant, K8, is zero extended to:
  - 16 bits, if the source (src) operand is an auxiliary or temporary register.
  - 40 bits, if the source (src) operand is an accumulator.
- ☐ In the case of a signed comparison, the 8-bit constant, K8, is sign extended to:
  - 16 bits, if the source (src) operand is an auxiliary or temporary register.
  - 40 bits, if the source (src) operand is an accumulator.

As the following table shows, the U keyword specifies an unsigned comparison; M40 defines the comparison bit width of the accumulator.

U	src	Comparison Type
no	TAx	16-bit signed comparison in A-unit ALU
no	ACx	if M40 = 0, 32-bit signed comparison in D-unit ALU if M40 = 1, 40-bit signed comparison in D-unit ALU
yes	TAx	16-bit unsigned comparison in A-unit ALU
yes	ACx	if M40 = 0, 32-bit unsigned comparison in D-unit ALU if M40 = 1, 40-bit unsigned comparison in D-unit ALU

Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the conditions testing the accumulator contents are all

performed as if M40 was set to 1.

**Status Bits** Affected by C54CM, M40

> Affects none

Repeat This instruction cannot be repeated.

See Also See the following other related instructions:

□ B (Branch Unconditionally)

☐ BCC (Branch Conditionally)

☐ BCC (Branch on Auxiliary Register Not Zero)

Syntax	Description
BCC branch, AC0 >= #12	The signed content of AC0 is compared to the sign-extended 8-bit value (12). Because the content of AC0 is greater than or equal to 12, program control is passed to the program address label defined by branch (004078h).

	BCC branch, AC0 >= #12		
		address:	00 4075
branch			00 4078
:			00 4076

Before		After	
AC0	00 0000 3000	AC0	00 0000 3000
PC.	004071	PC	004078

Syntax	Description
BCC branch, T1 != #1	The content of T1 is not equal to 1, program control is passed to the next
	instruction (the branch is not taken).

	BCC branch, T1 != #1		
		address:	00407D
branch :			004080

Before		After		
T1	0000	T1	0000	
PC	4079	PC	407D	

# **BCLR**

Clear Accumulator, Auxiliary, or Temporary Register Bit

## **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BCLR Baddr, sr	С				No	3	1	Χ
Opcode	е				1110	1100 AA	AA A	AAI FSS	SS 001x
Operan	nds	Ba	ddr, src						
Descrip	otion	Thi	is instructio	on performs a b	t manipu	ılation:			
			In the D-u	ınit ALU, if the s	source (s	rc) register	operan	d is an ac	cumulator.
			In the A-u	unit ALU, if the register.	source (	src) register	opera	nd is an a	auxiliary or
				n clears to 0 a s source register.	•	as defined l	by the I	bit addres	sing mode,
		The	e generate	d bit address m	ust be w	ithin:			
			bit addres	n accessing accessing access are used to 6 not within 0–39	determin	e the bit po	sition).	If the ge	nerated bit
				n accessing au	-		-	, .	
Status	Bits	Aff	ected by	none					
		Aff	ects	none					
Repeat		Thi	is instructio	n can be repea	ted.				
See Als	SO	Se	e the follov	ving other relate	ed instruc	ctions:			
			BCLR (CI	ear Memory Bit	)				
			BCLR (CI	ear Status Reg	ister Bit)				
			BNOT (C	omplement Acc	umulato	r, Auxiliary, o	or Tem	porary Re	gister Bit)
			BSET (Se	et Accumulator,	Auxiliary	, or Tempor	ary Re	gister Bit)	
Examp	le								
Syntax		D	escription						

Syntax	Description
BCLR AR3, AC0	The bit at the position defined by the content of AR3(4–0) in AC0 is cleared to 0.

# **BCLR**

# Clear Memory Bit

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BCLR src, Sme	m		No	3	1	Х
Opcode	e		1110	0011 AA	AA AA	AAI   FSS	SS 1101
Operan	nds	Smem, src					
Descrip	otion	clears to 0 a sin	performs a bit manipungle bit, as defined by tomem) location.				
		_	bit address must be wittermine the bit position		ly the 4	LSBs of t	the register
Status	Bits	Affected by	none				
		Affects	none				
Repeat	:	This instruction	can be repeated.				
See Als	SO	See the followi	ng other related instruc	ctions:			
		☐ BCLR (Cle	ar Accumulator, Auxilia	ary, or Tempo	orary R	Register B	it)
		☐ BCLR (Cle	ar Status Register Bit)				
		☐ BNOT (Co	mplement Memory Bit)				

## Example

Syntax	Description
BCLR AC0, *AR3	The bit at the position defined by AC0(3–0) in the content addressed by AR3 is cleared to 0.

☐ BSET (Set Memory Bit)

#### **BCLR**

#### Clear Status Register Bit

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BCLR k4, ST0_55	Yes	2	1	Х
[2]	BCLR k4, ST1_55	Yes	2	1	Х
[3]	BCLR k4, ST2_55	Yes	2	1	Х
[4]	BCLR k4, ST3_55	Yes	2	1†	Х
[5]	BCLR f-name	Yes	2	1†	X

<sup>&</sup>lt;sup>†</sup> When this instruction is decoded to modify status bit CAFRZ (15), CAEN (14), or CACLR (13), the CPU pipeline is flushed and the instruction is executed in 5 cycles regardless of the instruction context.

Opcode	ST0	0100	011E kkkk	0000
	ST1	0100	011E kkkk	0010
	ST2	0100	011E kkkk	0100
	ST3	0100	011E kkkk	0110

#### Operands

f-name, k4, STx\_55

#### Description

These instructions perform a bit manipulation in the A-unit ALU.

These instructions clear to 0 a single bit, as defined by a 4-bit immediate value, k4, or the one-bit-wide status bit field name, f-name, in the selected status register (ST0\_55, ST1\_55, ST2\_55, or ST3\_55).

It is not allowed to access DP register mapped in ST0 register with BCLR k4, ST0\_55 instruction. Therefore k4 cannot have a value of 0–8.

It is not allowed to access ASM bit field in ST1 with BCLR k4, ST1\_55 instruction. Therefore k4 cannot have a value of 0-4.

#### Compatibility with C54x devices (C54CM = 1)

C55x DSP status registers bit mapping (Figure 5–1, page 5-110) does not correspond to C54x DSP status registers bits.

#### **Status Bits**

Affected by none

Affects

Selected status bits

Repeat This instruction cannot be repeated. See Also See the following other related instructions: BCLR (Clear Accumulator, Auxiliary, or Temporary Register Bit) □ BCLR (Clear Memory Bit) ■ BSET (Set Status Register Bit)

## Example 1

Syntax	Description
BCLR AR2LC, ST2_55	The ST2_55 bit position defined by the label (AR2LC, bit 2) is cleared to 0.

Before After ST2\_55 0006 ST2\_55 0002

#### Example 2

Syntax	Description
BCLR AR2LC	The ST2_55 AR2LC (bit 2) is cleared to 0.

Before After ST2\_55 ST2 55 0002 0006

Figure 5-1. Status Registers Bit Mapping

ST0\_55

15	14	13		12		11	10	9
ACOV2†	ACOV3†	TC1	t	TC2	2 CARRY		ACOV0	ACOV1
R/W-0	R/W-0	R/W-	·1	R/W-	-1 I	R/W-1	R/W-0	R/W-0
8								0
				DP	)			
				R/W-	-0			
ST1_55								
15	14	13	1	2	11	10	9	8
BRAF	CPL	XF	Н	М	INTM	M40 <sup>†</sup>	SATD	SXMD
R/W-0	R/W-0	R/W-1	R/V	V-0	R/W-1	R/W-0	R/W-0	R/W-1
7	6	5	4					0
C16	FRCT	C54CM <sup>†</sup>				ASM		
R/W-0	R/W-0	R/W-1				R/W-0		
ST2_55								
15	14	13	1	2	11	10	9	8
ARMS	Rese	erved	DB	GM	EALLOW	RDM	Reserved	CDPLC
R/W-0			R/V	V-1	R/W-0	R/W-0		R/W-0
7	6	5	4	4	3	2	1	0
AR7LC	AR6LC	AR5LC	AR4	4LC	AR3LC	AR2LC	AR1LC	AR0LC
R/W-0	R/W-0	R/W-0	R/V	V-0	R/W-0	R/W-0	R/W-0	R/W-0
ST3_55								
15	14	13	1	2	11			8
CAFRZ†	CAEN†	CACLR†	HIN	NT‡		Reserved (alw	ays write 1100	b)
R/W-0	R/W-0	R/W-0	R/V	V–1				
7	6	5	4		3	2	1	0
CBERR†	MPNMC§	SATA <sup>†</sup>		Reser	ved	CLKOFF	SMUL	SST
R/W-0	R/W-pins	R/W-0	·			R/W-0	R/W-0	R/W-0

**Legend:** R = Read; W = Write; -*n* = Value after reset

† Highlighted bit: If you write to the protected address of the status register, a write to this bit has no effect, and the bit always appears as a 0 during read operations.

<sup>&</sup>lt;sup>‡</sup> The HINT bit is not used for all C55x host port interfaces (HPIs). Consult the documentation for the specific C55x DSP.

<sup>§</sup> The reset value of MPNMC may be dependent on the state of predefined pins at reset. To check this for a particular C55x DSP, see the boot loader section of its data sheet.

## **BCNT**

#### Count Accumulator Bits

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BCNT ACx, ACy, TC1, Tx	Yes	3	1	Х
[2]	BCNT ACx, ACy, TC2, Tx	Yes	3	1	X

Opcode	TC1	0001	000E	xxSS	1010	ssdd	xxx0
	TC2	0001	000E	XXSS	1010	ssdd	xxx1

ACx, ACy, Tx, TCx **Operands** 

**Description** This instruction performs bit field manipulation in the D-unit shifter. The result

is stored in the selected temporary register (Tx). The A-unit ALU is used to

make the move operation.

Accumulator ACx is ANDed with accumulator ACy. The number of bits set to 1 in the intermediary result is evaluated and stored in the selected temporary register (Tx). If the number of bits is even, the selected TCx status bit is cleared to 0. If the number of bits is odd, the selected TCx status bit is set to 1.

**Status Bits** Affected by none

> Affects TCx

Repeat This instruction can be repeated.

Syntax	Description
BCNT AC1, AC2, TC1, T1	The content of AC1 is ANDed with the content of AC2, the number of bits set to 1 in the result is evaluated and stored in T1. The number of bits set to 1 is odd, TC1 is set to 1.

Before				After			
AC1	7E	2355	4FC0	AC1	7E	2355	4FC0
AC2	0 F	E340	5678	AC2	0F	E340	5678
T1			0000	T1			000B
TC1			0	TC1			1

## BFXPA

#### Expand Accumulator Bit Field

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BFXPA k16, ACx, dst	No	4	1	Х

Opcode 0111 0110 kkkk kkkk kkkk FDDD 01SS

Operands ACx, dst, k16

**Description** This instruction performs a bit field manipulation in the D-unit shifter. When the

destination register (dst) is an A-unit register (ARx or Tx), a dedicated bus

carries the output of the D-unit shifter directly into dst.

The 16-bit field mask, k16, is scanned from the least significant bits (LSBs) to the most significant bits (MSBs). According to the bit set to 1 in the bit field mask, the 16 LSBs of the source accumulator (ACx) bits are extracted and

separated with 0 toward the MSBs. The result is stored in dst.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

■ BFXTR (Extract Accumulator Bit Field)

#### Example

Syntax	Description
	Each bit of the unsigned 16-bit value (8024h) is scanned from the LSB to the MSB to test for a 1. If the bit is set to 1, the bit in AC0 is extracted and separated with 0 toward the MSB in T2; otherwise, the corresponding bit in AC0 is not extracted. The result is stored in T2.

#### Execution

Before After

AC0 00 2300 2B65 AC0 00 2300 2B65 T2 0000 T2 8004

## **BFXTR**

#### Extract Accumulator Bit Field

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BFXTR k16, ACx, dst	No	4	1	Х

0111 0110 kkkk kkkk kkkk kkkk FDDD 00SS **Opcode** 

**Operands** ACx, dst, k16

**Description** This instruction performs a bit field manipulation in the D-unit shifter. When the

destination register (dst) is an A-unit register (ARx or Tx), a dedicated bus

carries the output of the D-unit shifter directly into dst.

The 16-bit field mask, k16, is scanned from the least significant bits (LSBs) to the most significant bits (MSBs). According to the bit set to 1 in the bit field mask, the corresponding 16 LSBs of the source accumulator (ACx) bits are extracted and packed toward the LSBs. The result is stored in dst.

**Status Bits** Affected by none Affects none

Repeat This instruction can be repeated.

See Also See the following other related instructions:

□ BFXPA (Expand Accumulator Bit Field)

#### **Example**

Syntax	Description
BFXTR #8024h, AC0, T2	Each bit of the unsigned 16-bit value (8024h) is scanned from the LSB to the MSB to test for a 1. If the bit is set to 1, the corresponding bit in AC0 is extracted and packed toward the LSB in T2; otherwise, the corresponding bit in AC0 is not extracted. The result is stored in T2.

#### Execution

#k16 (8024h) 1000 0000 0010 0100 AC0 (15-0) **0**101 0101 10**1**0 1**0**10 T2 0000 0000 0000 0010

Before After

AC0 00 2300 55AA AC0 00 2300 55AA Т2 0000 Т2 0002

# **BNOT**

Complement Accumulator, Auxiliary, or Temporary Register Bit

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline		
[1]	BNOT Baddr, sr	rc		No	3	1	Х		
Opcod	е		1110	) 1100 AA	AA A	AAI FSS	SS 011x		
Operar	nds	Baddr, src							
Descri	ption	This instruction	on performs a bit manip	ulation:					
		☐ In the D-u	ınit ALU, if the source (	src) register	operan	d is an ac	cumulator.		
		In the A-unit ALU, if the source (src) register operand is an auxiliary or temporary register.							
		The instruction complements a single bit, as defined by the bit addressing mode, Baddr, of the source register.							
		The generated bit address must be within:							
		bit addres	en accessing accumulates are used to determing not within 0–39, the se	ne the bit po	sition).	If the ge	nerated bit		
		<del></del>	en accessing auxiliary on erated address are us		-	, .			
Status	Bits	Affected by	none						
		Affects	none						
Repeat	t	This instruction	on can be repeated.						
See Al	so	See the follow	ving other related instru	uctions:					
		☐ BNOT (C	omplement Memory Bi	t)					
		NOT (Co	omplement Accumula	or, Auxiliary	, or <sup>-</sup>	Temporary	/ Register		
Examp	ole								
Syntax	(	Description							

Syntax	Description
BNOT AR1, T0	The bit at the position defined by the content of AR1(3–0) in T0 is complemented.

Before		After	After				
T0	E000	T0	F000				
AR1	000C	AR1	000C				

# **BNOT**

# Complement Memory Bit

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BNOT src, Sme	em		No	3	1	Х
Opcode	e		1110	0011 AA	AA AZ	AAI   FSS	S 111x
Operar	nds	Smem, src					
Descrip	otion	complements	performs a bit manipula single bit, as define nemory (Smem) location	d by the co			
		•	bit address must be with	•	ly the 4	LSBs of t	the register
Status	Bits	Affected by	none				
		Affects	none				
Repeat	:	This instruction	can be repeated.				
See Als	SO	See the followi	ng other related instruc	ctions:			
		☐ BCLR (Cle	ar Memory Bit)				
		☐ BNOT (Co	mplement Accumulator	, Auxiliary, c	r Tem	oorary Re	gister Bit)
		☐ BSET (Set	Memory Bit)				
		□ NOT (Com	plement Accumulator, A	uxiliary, or Te	empora	ary Registe	er Content)

Syntax	Description
BNOT AC0, *AR3	The bit at the position defined by AC0(3–0) in the content addressed by AR3 is complemented.

# **BSET**

Set Accumulator, Auxiliary, or Temporary Register Bit

## **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BSET Baddr, sro	0				No	3	1	Х
Opcode					1110	1100 AA	AA A	AAI   FSS	SS 000x
Operands		Ba	ddr, src						
Description		This instruction performs a bit manipulation:							
			In the D-u	nit ALU, if the	source (s	rc) register (	operan	d is an ac	cumulator.
			In the A-u temporary	nit ALU, if the register.	source (	src) register	opera	nd is an a	auxiliary or
		The instruction sets to 1 a single bit, as defined by the bit addressing mode, Baddr, of the source register.							
		The generated bit address must be within:							
			bit addres	n accessing ac s are used to not within 0–3	determin	e the bit pos	sition).	If the ge	nerated bit
				n accessing au erated address	-		-	, .	
Status	Bits	Affe	ected by	none					
		Affe	ects	none					
Repeat	İ	Thi	s instructio	n can be repea	ated.				
See Als	so	Se	e the follow	ing other relate	ed instruc	ctions:			
			BCLR (Cle	ear Accumulate	or, Auxilia	ary, or Temp	orary F	Register B	it)
			BNOT (Co	mplement Acc	cumulato	r, Auxiliary, c	or Tem	porary Re	gister Bit)
			BSET (Se	t Memory Bit)					
			BSET (Se	t Status Regis	ter Bit)				
Examp	le								
Syntax	(	De	scription						

Syntax	Description
BSET AR3, AC0	The bit at the position defined by the content of AR3(4–0) in AC0 is set to 1.

**BSET** 

Set Memory Bit

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BSET src, Sme	m		No	3	1	Х
Opcode	e		1110	0011 AA	AA AA	AAI   FSS	SS 1100
Operan	nds	Smem, src					
Descrip	otion		n performs a bit manipu ple bit, as defined by the nem) location.				
		-	bit address must be wit termine the bit position	•	ly the 4	LSBs of	the register
Status	Bits	Affected by	none				
		Affects	none				
Repeat		This instruction	n can be repeated.				
See Als	50	See the followi	ng other related instruc	ctions:			
		☐ BCLR (Cle	ear Memory Bit)				
		☐ BNOT (Co	mplement Memory Bit)	)			
		☐ BSET (Set	Accumulator, Auxiliary	, or Tempor	ary Re	gister Bit)	

## Example

Syntax	Description
BSET AC0, *AR3	The bit at the position defined by AC0(3–0) in the content addressed by AR3 is set to 1.

□ BSET (Set Status Register Bit)

#### **BSET**

#### Set Status Register Bit

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BSET k4, ST0_55	Yes	2	1	Х
[2]	BSET k4, ST1_55	Yes	2	1	X
[3]	BSET k4, ST2_55	Yes	2	1	X
[4]	BSET k4, ST3_55	Yes	2	1†	Х
[5]	BSET f-name	Yes	2	1†	X

<sup>†</sup> When this instruction is decoded to modify status bit CAFRZ (15), CAEN (14), or CACLR (13), the CPU pipeline is flushed and the instruction is executed in 5 cycles regardless of the instruction context.

Opcode	ST0	0100	011E kkkk	0001
	ST1	0100	011E kkkk	0011
	ST2	0100	011E kkkk	0101
	ST3	0100	011E kkkk	0111

#### **Operands**

k4, f-name, STx\_55

#### Description

These instructions perform a bit manipulation in the A-unit ALU.

These instructions set to 1 a single bit, as defined by a 4-bit immediate value, k4, or the one-bit-wide status bit field name, f-name, in the selected status register (ST0\_55, ST1\_55, ST2\_55, or ST3\_55).

It is not allowed to access DP register mapped in ST0 register with BSET k4, ST0\_55 instruction. Therefore k4 cannot have a value of 0-8.

It is not allowed to access ASM bit field in ST1 with BSET k4, ST1\_55 instruction. Therefore k4 cannot have a value of 0-4.

#### Compatibility with C54x devices (C54CM = 1)

C55x DSP status registers bit mapping (Figure 5-2, page 5-120) does not correspond to C54x DSP status register bits.

#### **Status Bits**

Affected by none

Affects

Selected status bits

Repeat This instruction cannot be repeated.

See Also See the following other related instructions:

BCLR (Clear Status Register Bit)

BSET (Set Accumulator, Auxiliary, or Temporary Register Bit)

BSET (Set Memory Bit)

## Example 1

Syntax	Description
BSET CARRY, ST0_55	The ST0_55 bit position defined by the label (CARRY, bit 11) is set to 1.

 Before
 After

 ST0\_55
 0000
 ST0\_55
 0800

#### Example 2

Syntax	Description
BSET CARRY	The ST0_55 CARRY (bit 11) is set to 1.

 Before
 After

 ST0\_55
 0000
 ST0\_55
 0800

Figure 5-2. Status Registers Bit Mapping

ST0\_55

15	14	13		12		11	10	9
ACOV2†	ACOV3†	TC1	t	TC2	C	ARRY	ACOV0	ACOV1
R/W-0	R/W-0	R/W-	-1	R/W-1	R	/W-1	R/W-0	R/W-0
8								0
				DP				
				R/W-0				
ST1_55								
15	14	13	1	2	11	10	9	8
BRAF	CPL	XF	Н	M I	NTM	M40 <sup>†</sup>	SATD	SXMD
R/W-0	R/W-0	R/W-1	R/V	V-0 R	2/W-1	R/W-0	R/W-0	R/W-1
7	6	5	4					0
C16	FRCT	C54CM <sup>†</sup>				ASM		
R/W-0	R/W-0	R/W-1				R/W-0		
ST2_55								
15	14	13	1	2	11	10	9	8
ARMS	Rese	erved	DB	GM EA	LLOW	RDM	Reserved	CDPLC
R/W-0			R/V	V–1 R	2/W-0	R/W-0		R/W-0
7	6	5		4	3	2	1	0
AR7LC	AR6LC	AR5LC	AR	4LC A	R3LC	AR2LC	AR1LC	AR0LC
R/W-0	R/W-0	R/W-0	R/V	V-0 R	2/W-0	R/W-0	R/W-0	R/W-0
ST3_55								
15	14	13	1	2 11				8
CAFRZ†	CAEN†	CACLR†	HII	NT‡	R	eserved (alw	ays write 1100	Ob)
R/W-0	R/W-0	R/W-0	R/V	V-1				
7	6	5	4		3	2	1	0
CBERR†	MPNMC§	SATA <sup>†</sup>		Reserved		CLKOFF	SMUL	SST
R/W-0	R/W-pins	R/W-0				R/W-0	R/W-0	R/W-0

**Legend:** R = Read; W = Write; -n = Value after reset

<sup>&</sup>lt;sup>†</sup> Highlighted bit: If you write to the protected address of the status register, a write to this bit has no effect, and the bit always appears as a 0 during read operations.

<sup>&</sup>lt;sup>‡</sup> The HINT bit is not used for all C55x host port interfaces (HPIs). Consult the documentation for the specific C55x DSP.

<sup>§</sup> The reset value of MPNMC may be dependent on the state of predefined pins at reset. To check this for a particular C55x DSP, see the boot loader section of its data sheet.

# **BTST**

# Test Accumulator, Auxiliary, or Temporary Register Bit

# **Syntax Characteristics**

No.	Syntax					Paralle Enable I		Cycles	Pipeline
[1]	BTST Baddr, sr	c, TC	<b>:</b> 1			No	3	1	Х
[2]	BTST Baddr, sr	c <b>, TC</b>	2			No	3	1	Х
Opcode			C1		1110	1100	AAAA A	AAI FSS	S 1000
		Т	C2		1110	1100	AAAA A	AAAI   FSS	S 1001
Operan	<b>Dperands</b> Baddr, src, TCx								
Descrip	otion	Thi	s instruction	performs a bit	manipu	ılation:			
			In the D-ur	nit ALU, if the so	urce (s	rc) regist	er operar	nd is an ac	cumulator.
			In the A-ur temporary	nit ALU, if the so	ource (	src) regis	ster opera	and is an a	uxiliary or
		The instruction tests a single bit of the source register location as define the bit addressing mode, Baddr. The tested bit is copied into the selected status bit. The generated bit address must be within:					-		
			bit address	accessing accustance are used to de not within 0–39	etermin	e the bit	position)	. If the ger	nerated bit
				accessing auxilerated address	-			, .	
Status	Bits	Aff	ected by	none					
		Aff	ects	TCx					
Repeat		Thi	s instruction	can be repeate	ed.				
See Als	SO	Se	e the followi	ng other related	linstrud	ctions:			
			BCLR (Cle	ar Accumulator,	Auxilia	ary, or Te	mporary	Register B	it)
			BNOT (Co	mplement Accu	mulato	r, Auxiliar	y, or Tem	porary Re	gister Bit)
			BSET (Set	Accumulator, A	uxiliary	, or Temp	oorary Re	egister Bit)	
			BTST (Tes	t Memory Bit)					
			BTSTP (Te	est Accumulator,	Auxilia	ary, or Te	mporary	Register B	it Pair)

Syntax	Description
BTST @#12, T0, TC1	The bit at the position defined by the register bit address (12) in T0 is tested and
	the tested bit is copied into TC1.

Before		After	
T0	FE00	T0	FE00
TC1	0	TC1	1

**BTST** 

Test Memory Bit

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BTST src, Smem, TCx	No	3	1	Х
[2]	BTST k4, Smem, TCx	No	3	1	Х

#### Description

These instructions perform a bit manipulation in the A-unit ALU. These instructions test a single bit of a memory (Smem) location. The bit tested is defined by either the content of the source (src) operand or a 4-bit immediate value, k4. The tested bit is copied into the selected TCx status bit.

For instruction [1], the generated bit address must be within 0-15 (only the 4 LSBs of the register are used to determine the bit position).

#### **Status Bits**

Affected by none

Affects TCx

#### See Also

See the following other related instructions:

- □ BCLR (Clear Memory Bit)
- BNOT (Complement Memory Bit)
- BSET (Set Memory Bit)
- BTST (Test Accumulator, Auxiliary, or Temporary Register Bit)
- ☐ BTSTCLR (Test and Clear Memory Bit)
- ☐ BTSTNOT (Test and Complement Memory Bit)
- BTSTP (Test Accumulator, Auxiliary, or Temporary Register Bit Pair)
- BTSTSET (Test and Set Memory Bit)

## Test Memory Bit

# **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1a]	BTST src, Smem, TC1		No	3	1	X
[1b]	BTST src, Smem, TC2		No	3	1	Х
Opcode	TC1	1110	0000 AA	AA AA	AAI FSS	S xxx0
	TC2	1110	0000 AA	AA AA	AAI FSS	SS xxx1
Operan	ds Smem, src, TCx					

Description This instruction performs a bit manipulation in the A-unit ALU. This instruction tests a single bit of a memory (Smem) location. The bit tested is defined by the

content of the source (src) operand. The tested bit is copied into the selected

TCx status bit.

The generated bit address must be within 0–15 (only the 4 LSBs of the register

are used to determine the bit position).

**Status Bits** Affected by none

> Affects TCx

Repeat This instruction can be repeated.

Syntax	Description
BTST AC0, *AR0, TC1	The bit at the position defined by AC0(3–0) in the content addressed by AR0 is tested and the tested bit is copied into TC1.

Before				After				
AC0	00	0000	0008	AC0	00	0000	0008	
*AR0			00C0	*AR0			00C0	
TC1			0	TC1			0	

# Test Memory Bit

# **Syntax Characteristics**

No	Syntox				Parallel Enable Bit	Size	Cycles	Dinalina
No.	Syntax				Eliable Bit	Size	Cycles	Pipeline
[2a]	BTST k4, Smer	m, <b>TC1</b>			No	3	1	Х
[2b]	BTST k4, Smer	m, <b>TC2</b>			No	3	1	Х
Opcode	e	TC1		1101	1100 AA	AA AA	AAI   kkk	k xx00
		TC2		1101	1100 AA	AA AA	AAI   kkk	k xx01
Operan	nds	k4, Smem, TC	x					
Descrip	otion	tests a single b	n performs a bit bit of a memory e value, k4. The	(Smem)	location. Th	ne bit te	ested is d	efined by a
Status	Bits	Affected by	none					
		Affects	TCx					
Repeat	:	This instruction	n can be repeat	ed.				

Syntax	Description
BTST #12, *AR3, TC1	The bit at the position defined by an unsigned 4-bit value (12) in the content
	addressed by AR3 is tested and the tested bit is copied into TC1.

# **BTSTCLR**

Test and Clear Memory Bit

# **Syntax Characteristics**

No.	Syntax						Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BTSTCLR k4,	Smem, TC1					No	3	1	Х
[2]	BTSTCLR k4,	Smem, TC2					No	3	1	Χ
Opcod	е	TC1			111	10	0011 AA	AA A	AAI   kk}	kk 010x
		TC2			111	10	0011 AA	AA A	AAI   kk	k 011x
Operar	nds	k4, Smem	n, TC	x						
Descri	ption	tests a sin (Smem) lo	This instruction performs a bit manipulation in the A-unit ALU. The instruction tests a single bit, as defined by a 4-bit immediate value, k4, of a memor (Smem) location. The tested bit is copied into status bit TCx and is cleared to 0 in Smem.						a memory	
Status	Bits	Affected b	у	none						
		Affects		TCx						
Repeat	t	This instru	uction	n can be	repeated.					
See Al	so	See the fo	ollowi	ng other	related inst	ruc	tions:			
		☐ BCLR	(Cle	ar Memo	ory Bit)					
		☐ BNO1	Г (Со	mplemer	nt Memory I	3it)				
		☐ BSET	(Set	Memory	Bit)					
		BTST	(Tes	t Memor	y Bit)					
		☐ BTST	NOT	(Test an	d Complem	ent	t Memory B	it)		

# Example

Syntax	Description
BTSTCLR #12, *AR3, TC1	The bit at the position defined by the unsigned 4-bit value (12) in the content addressed by AR3 is tested and the tested bit is copied into TC1. The selected bit (12) in the content addressed by AR3 is cleared to 0.

□ BTSTSET (Test and Set Memory Bit)

# **BTSTNOT**

# Test and Complement Memory Bit

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BTSTNOT k4, S	Smem, TC1		No	3	1	Х
[2]	BTSTNOT k4, S	Smem, TC2		No	3	1	Х
Opcode	)	TC1	11	10 0011 AA	AA AZ	AAI   kkk	k 100x
		TC2	11	10 0011 AA	AA AA	AAI   kkk	k 101x
Operan	ds	k4, Smem, TCx					
Descrip	otion	tests a single b	performs a bit man it, as defined by a n and the tested in Smem.	4-bit immedia	te valu	ie, k4, of	a memory
Status	Bits	Affected by	none				
		Affects	TCx				
Repeat		This instruction	can be repeated.				
See Als	60	See the following	g other related ins	tructions:			
		☐ BCLR (Clea	ar Memory Bit)				
		☐ BNOT (Con	nplement Memory I	Bit)			
		☐ BSET (Set I	Memory Bit)				
		☐ BTST (Test	Memory Bit)				
		☐ BTSTCLR (	Test and Clear Me	mory Bit)			
		☐ BTSTSET (	Test and Set Memo	ory Bit)			

Syntax	Description
BTSTNOT #12, *AR0, TC1	The bit at the position defined by the unsigned 4-bit value (12) in the content addressed by AR0 is tested and the tested bit is copied into TC1. The selected bit (12) in the content addressed by AR0 is complemented.

Before		After	
*AR0	0040	*ARO	1040
TC1	0	TC1	0

## **BTSTP**

Test Accumulator, Auxiliary, or Temporary Register Bit Pair

#### Syntax Characteristics

Syntax	c Characteristic	CS						
No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BTSTP Baddr,	src			No	3	1	Х
Opcod	le			1110	1100 AA	AA AA	AAI FSS	SS 010x
Opera	nds	Ва	ddr, src					
Descri	ption	Th	is instruction performs a b	it manipu	ılation:			
		☐ In the D-unit ALU, if the source (src) register operand is an accumulator.						
			In the A-unit ALU, if the temporary register.	source (	src) register	opera	nd is an a	auxiliary or
		The instruction tests two consecutive bits of the source register location as defined by the bit addressing mode, Baddr and Baddr + 1. The tested bits are copied into status bits TC1 and TC2:						
			■ TC1 tests the bit that	t is define	ed by Baddr			
			■ TC2 tests the bit defi	ined by E	Baddr + 1			
		ть			:41= :			

The generated bit address must be within:

- □ 0–38 when accessing accumulator bits (only the 6 LSBs of the generated bit address are used to determine the bit position). If the generated bit address is not within 0–38:
  - If the generated bit address is 39, bit 39 of the register is stored into TC1 and 0 is stored into TC2.
  - In all other cases, 0 is stored into TC1 and TC2.
- 0-14 when accessing auxiliary or temporary register bits (only the 4 LSBs of the generated address are used to determine the bit position). If the generated bit address is not within 0-14:
  - If the generated bit address is 15, bit 15 of the register is stored into TC1 and 0 is stored into TC2.
  - In all other cases, 0 is stored into TC1 and TC2.

Status Bits Affected by

Affects TC1, TC2

none

Repeat	This instruction can be repeated.
See Also	See the following other related instructions:
	☐ BCLR (Clear Accumulator, Auxiliary, or Temporary Register Bit)
	☐ BNOT (Complement Accumulator, Auxiliary, or Temporary Register Bit)
	☐ BSET (Set Accumulator, Auxiliary, or Temporary Register Bit)
	☐ BTST (Test Accumulator, Auxiliary, or Temporary Register Bit)
	☐ BTST (Test Memory Bit)

Syntax	Description
BTSTP AR1(T0), AC0	The bit at the position defined by the content of AR1(T0) in AC0 is tested and the tested bit is copied into TC1. The bit at the position defined by the content of AR1(T0) + 1 in AC0 is tested and the tested bit is copied into TC2.

Before				After			
AC0	ΕO	1234	0000	AC0	ΕO	1234	0000
AR1			0026	AR1			0026
T0			0001	TO			0001
TC1			0	TC1			1
TC2			0	TC2			0

# **BTSTSET**

Test and Set Memory Bit

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[1]	BTSTSET k4, S	Smem, TC1			No	3	1	Х
[2]	BTSTSET k4, S	Smem, TC2			No	3	1	Х
Opcod	e	TC1		1110	0011 AA	AA AZ	AAI   kkk	k 000x
		TC2		1110	0011 AA	AA AZ	AAI kkk	k 001x
Operar	nds	k4, Smem, TC	x					
Descri	ption	tests a single	n performs a bit i bit, as defined l on. The tested b	by a 4-	bit immedia	te valu	ie, k4, of	a memory
Status	Bits	Affected by	none					
		Affects	TCx					
Repeat	t	This instruction	n can be repeate	ed.				
See Als	so	See the follow	ing other related	linstruc	ctions:			
		☐ BCLR (Cle	ear Memory Bit)					
		☐ BNOT (Co	mplement Mem	ory Bit)				
		☐ BSET (Set	t Memory Bit)					
		☐ BTST (Tes	st Memory Bit)					
		☐ BTSTCLR	(Test and Clear	Memo	ry Bit)			

# Example

Syntax	Description
BTSTSET #12, *AR3, TC1	The bit at the position defined by the unsigned 4-bit value (12) in the content addressed by AR3 is tested and the tested bit is copied into TC1. The selected bit (12) in the content addressed by AR3 is set to 1.

☐ BTSTNOT (Test and Complement Memory Bit)

#### CALL

## Call Unconditionally

#### **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	CALL ACx	No	2	10	Х
[2]	CALL L16	Yes	3	6	AD
[3]	CALL P24	No	4	5	D

#### Description

This instruction passes control to a specified subroutine program address defined by the content of the 24 lowest bits of the accumulator, ACx, or a program address label assembled into L16 or P24.

Before beginning a called subroutine, the CPU automatically saves the value of two internal registers: the program counter (PC) and a loop context register. The CPU can use these values to re-establish the context of the interrupted program sequence when the subroutine is done.

In the slow-return process (default), the return address (from the PC) and the loop context bits are stored to the stacks (in memory). When the CPU returns from a subroutine, the speed at which these values are restored is dependent on the speed of the memory accesses.

In the fast-return process, the return address (from the PC) and the loop context bits are saved to registers, so that these values can always be restored quickly. These special registers are the return address register (RETA) and the control-flow context register (CFCT). You can read from or write to RETA and CFCT as a pair with dedicated, 32-bit load and store instructions.

These instructions cannot be repeated.

Status Bits	Affected by	none
	Affects	none
See Also	See the following	ng other related instructions:
	☐ B (Branch	Unconditionally)
	CALLCC (C	Call Conditionally)
	RET (Retu	rn Unconditionally)
	RETCC (R	eturn Conditionally)

# Call Unconditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	CALL ACx	No	2	10	Χ

## **Opcode**

1001 0010 xxxx xxSS

**Operands** 

ACx

**Description** 

This instruction passes control to a specified subroutine program address defined by the content of the 24 lowest bits of the accumulator, ACx.

In the slow-return process (default), the return address (from the PC) and the loop context bits are stored to the stacks. For fast-return mode operation, see the *TMS320C55x DSP CPU Reference Guide* (SPRU371).

- ☐ The data stack pointer (SP) is decremented by 1 word in the address phase of the pipeline. The 16 LSBs of the return address, from the program counter (PC), of the called subroutine are pushed to the top of SP.
- ☐ The system stack pointer (SSP) is decremented by 1 word in the address phase of the pipeline. The loop context bits concatenated with the 8 MSBs of the return address are pushed to the top of SSP.
- ☐ The PC is loaded with the subroutine program address. The active control flow execution context flags are cleared.

System Stack (SSP)

After Save 
$$\rightarrow$$
 SSP = x - 1 (Loop bits):PC(23-16)

Before Save  $\rightarrow$  SSP = x Previously saved data

After Save  $\rightarrow$  SP = y - 1

PC(15-0)

Previously saved data

**Status Bits** 

Affected by none

Affects none

Repeat

This instruction cannot be repeated.

Syntax	Description
CALL AC0	Program control is passed to the program address defined by the content of AC0(23–0).

# Call Unconditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	CALL L16	Yes	3	6	AD

## **Opcode**

0000 100E LLLL LLLL LLLL

#### **Operands**

L16

#### **Description**

This instruction passes control to a specified subroutine program address defined by a program address label assembled into L16.

In the slow-return process (default), the return address (from the PC) and the loop context bits are stored to the stacks. For fast-return mode operation, see the TMS320C55x DSP CPU Reference Guide (SPRU371).

- ☐ The data stack pointer (SP) is decremented by 1 word in the address phase of the pipeline. The 16 LSBs of the return address, from the program counter (PC), of the called subroutine are pushed to the top of SP.
- ☐ The system stack pointer (SSP) is decremented by 1 word in the address phase of the pipeline. The loop context bits concatenated with the 8 MSBs of the return address are pushed to the top of SSP.
- The PC is loaded with the subroutine program address. The active control flow execution context flags are cleared.

# System Stack (SSP)

PC(15-0)

$$\begin{array}{ccc} \textbf{After} & \rightarrow & \text{SSP} = x - \\ \textbf{Save} & \rightarrow & \text{SSP} = x \end{array}$$

• • •
(Loop bits):PC(23-16)
Previously saved data

$$\begin{array}{ccc} \textbf{Before} & & \\ \textbf{Save} & \rightarrow & \text{SP} = \textbf{y} \end{array}$$

# Previously saved data

Data Stack (SP)

#### **Status Bits**

Affected by none

**Affects** none

#### Repeat

This instruction cannot be repeated.

Syntax	Description
	Program control is passed to the program address label (FOO) assembled into the signed 16-bit offset value relative to the program counter register.

## Call Unconditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	CALL P24	No	4	5	D

Opcode

0110 1100 PPPP PPPP PPPP PPPP PPPP

**Operands** 

P24

**Description** 

This instruction passes control to a specified subroutine program address defined by a program address label assembled into P24.

In the slow-return process (default), the return address (from the PC) and the loop context bits are stored to the stacks. For fast-return mode operation, see the *TMS320C55x DSP CPU Reference Guide* (SPRU371).

- ☐ The data stack pointer (SP) is decremented by 1 word in the address phase of the pipeline. The 16 LSBs of the return address, from the program counter (PC), of the called subroutine are pushed to the top of SP.
- ☐ The system stack pointer (SSP) is decremented by 1 word in the address phase of the pipeline. The loop context bits concatenated with the 8 MSBs of the return address are pushed to the top of SSP.
- ☐ The PC is loaded with the subroutine program address. The active control flow execution context flags are cleared.

#### System Stack (SSP)

$$\begin{array}{ccc} \textbf{After} & \\ \textbf{Save} & \rightarrow & \text{SSP} = x - 1 \\ \\ \textbf{Before} & \\ \textbf{Save} & \rightarrow & \text{SSP} = x \\ \end{array}$$

(Loop bits):PC(23–16)

Previously saved data

After Save → SP = y - 1

Before → SP = v

PC(15-0)

Previously saved data

**Status Bits** 

Affected by none

Affects none

Repeat

This instruction cannot be repeated.

Syntax	Description
CALL FOO	Program control is passed to the program address label (FOO) assembled into an absolute address defined by the 24-bit value.

#### CALLCC

#### Call Conditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles <sup>†</sup>	Pipeline
[1]	CALLCC L16, cond	No	4	6/5	R
[2]	CALLCC P24, cond	No	5	5/5	R

 $<sup>^{\</sup>dagger}$  x/y cycles: x cycles = condition true, y cycles = condition false

#### Description

These instructions evaluate a single condition defined by the cond field in the read phase of the pipeline. If the condition is true, a subroutine call occurs to the program address defined by the program address label assembled into L16 or P24. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond field of the instruction. See Table 1–3 for a list of conditions.

Before beginning a called subroutine, the CPU automatically saves the value of two internal registers: the program counter (PC) and a loop context register. The CPU can use these values to re-establish the context of the interrupted program sequence when the subroutine is done.

In the slow-return process (default), the return address (from the PC) and the loop context bits are stored to the stacks (in memory). When the CPU returns from a subroutine, the speed at which these values are restored is dependent on the speed of the memory accesses.

In the fast-return process, the return address (from the PC) and the loop context bits are saved to registers, so that these values can always be restored quickly. These special registers are the return address register (RETA) and the control-flow context register (CFCT). You can read from or write to RETA and CFCT as a pair with dedicated, 32-bit load and store instructions.

The instruction selection depends on the branch offset between the current PC value and program subroutine address specified by the label.

These instructions cannot be repeated.

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

See Also	See the following other related instructions:
	☐ BCC (Branch Conditionally)
	☐ CALL (Call Unconditionally)
	☐ RETCC (Return Conditionally)
	☐ RET (Return Unconditionally)

#### Call Conditionally

#### **Syntax Characteristics**

No	Syntax	Parallel Enable Bit	Size	Cycles <sup>†</sup>	Pipeline
[1	CALLCC L16, cond	No	4	6/5	R

<sup>†</sup> x/y cycles: x cycles = condition true, y cycles = condition false

#### Opcode

0110 1110 xCCC CCCC LLLL LLLL LLLL

# **Operands**

cond, L16

#### Description

This instruction evaluates a single condition defined by the cond field in the read phase of the pipeline. If the condition is true, a subroutine call occurs to the program address defined by the program address label assembled into L16. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond field of the instruction. See Table 1–3 for a list of conditions.

When a subroutine call occurs in the slow-return process (default), the return address (from the PC) and the loop context bits are stored to the stacks. For fast-return mode operation, see the *TMS320C55x DSP CPU Reference Guide* (SPRU371).

- ☐ The data stack pointer (SP) is decremented by 1 word in the read phase of the pipeline. The 16 LSBs of the return address, from the program counter (PC), of the called subroutine are pushed to the top of SP.
- ☐ The system stack pointer (SSP) is decremented by 1 word in the read phase of the pipeline. The loop context bits concatenated with the 8 MSBs of the return address are pushed to the top of SSP.
- The PC is loaded with the subroutine program address. The active control flow execution context flags are cleared.

After Save 
$$\rightarrow$$
 SSP = x - 1 (Loop bits):PC(23-16)

Before Save  $\rightarrow$  SSP = x Previously saved data

After Save 
$$\rightarrow$$
 SP = y - 1  $PC(15-0)$ 

Before Save  $\rightarrow$  SP = y Previously saved data

## Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40 was set to 1.

# CALLCC Call Conditionally

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**Repeat** This instruction cannot be repeated.

# Example

Syntax	Description
CALLCC (subroutine), AC1 >= #2000h	The content of AC1 is equal to or greater than 2000h, control is passed to the program address label, subroutine. The program counter (PC) is loaded with the subroutine program address.

5-138 Instruction Set Descriptions

## Call Conditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles <sup>†</sup>	Pipeline
[2]	CALLCC P24, cond	No	5	5/5	R

<sup>†</sup> x/y cycles: x cycles = condition true, y cycles = condition false

#### **Opcode**

## **Operands**

0110 1001 | xCCC CCCC | PPPP |

Description

This instruction evaluates a single condition defined by the cond field in the read phase of the pipeline. If the condition is true, a subroutine call occurs to the program address defined by the program address label assembled into P24. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond field of the instruction. See Table 1–3 for a list of conditions.

When a subroutine call occurs in the slow-return process (default), the return address (from the PC) and the loop context bits are stored to the stacks. For fast-return mode operation, see the *TMS320C55x DSP CPU Reference Guide* (SPRU371).

- ☐ The data stack pointer (SP) is decremented by 1 word in the read phase of the pipeline. The 16 LSBs of the return address, from the program counter (PC), of the called subroutine are pushed to the top of SP.
- ☐ The system stack pointer (SSP) is decremented by 1 word in the read phase of the pipeline. The loop context bits concatenated with the 8 MSBs of the return address are pushed to the top of SSP.
- The PC is loaded with the subroutine program address. The active control flow execution context flags are cleared.

After Save 
$$\rightarrow$$
 SSP = x - 1 (Loop bits):PC(23-16)

Before Save  $\rightarrow$  SSP = x Previously saved data

After Save 
$$\rightarrow$$
 SP = y - 1  $PC(15-0)$ 

Before Save  $\rightarrow$  SP = y Previously saved data

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40 was set to 1.

# CALLCC Call Conditionally

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**Repeat** This instruction cannot be repeated.

# Example

Syntax	Description
CALLCC FOO, TC1	If TC1 is set to 1, control is passed to the program address label (FOO) assembled into an absolute address defined by the 24-bit value. If TC1 is cleared to 0, the program counter is incremented by 6 and the next instruction is executed.

5-140 Instruction Set Descriptions

# **CMP**

# Compare Memory with Immediate Value

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[1]	CMP Smem ==	K16, <b>TC1</b>			No	4	1	Х
[2]	CMP Smem ==	MP Smem == K16, TC2				4	1	Х
Opcode	e	TC1 TC2		0000 AAAA 0001 AAAA	•		•	
Operan	nds	K16, Smem, T	Сх	·	•		•	
Descrip	otion	This instruction performs a comparison in the A-unit ALU. The data memory operand Smem is compared to the 16-bit signed constant, K16. If they are equal, the TCx status bit is set to 1; otherwise, it is cleared to 0.						
		if((Smem) ==	= K16)					
		TCx = 1						
		else						
		TCx = 0						
Status	Bits	Affected by	none					
		Affects	TCx					
Repeat	:	This instruction	n can be	repeated.				

See the following other related instructions:

☐ CMP (Compare Accumulator, Auxiliary, or Temporary Register Content)

SWPU067E

See Also

# Example 1

Syntax	Description
CMP *AR1+ == #400h, TC1	The content addressed by AR1 is compared to the signed 16-bit value (400h). Because they are equal, TC1 is set to 1. AR1 is incremented by 1.

Before		After	
AR1	0285	AR1	0286
0285	0400	0285	0400
TC1	0	TC1	1

Syntax	Description
CMP *AR1 == #400h, TC2	The content addressed by AR1 is compared to the signed 16-bit value (400h). Because they are not equal, TC2 is cleared to 0.

Before		After	
AR1	0285	AR1	0285
0285	0000	0285	0000
TC2	0	TC2	0

## **CMP**

## Compare Accumulator, Auxiliary, or Temporary Register Content

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline	
[1]	CMP[U] src RELOP dst, TC1		Yes	3	1	Х
[2]	CMP[U] src RELOP dst, TC2		Yes	3	1	Χ
Opcode	e TC1	0001	001E FS	SS co	c00   FDI	DD xux0
	TC2	0001	001E FS	SS co	c00   FDI	DD xux1
opcou.		. U	į			

#### **Operands**

dst, RELOP, src, TCx

#### **Description**

This instruction performs a comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. If the comparison is true, the TCx status bit is set to 1; otherwise, it is cleared to 0.

The comparison depends on the optional U keyword and on M40 for accumulator comparisons. As the following table shows, the U keyword specifies an unsigned comparison and M40 defines the comparison bit width for accumulator comparisons

U	src	dst	Comparison Type
no	TAx	TAy	16-bit signed comparison in A-unit ALU
no	TAx	ACy	16-bit signed comparison in A-unit ALU
no	ACx	TAy	16-bit signed comparison in A-unit ALU
no	ACx	ACy	if M40 = 0, 32-bit signed comparison in D-unit ALU if M40 = 1, 40-bit signed comparison in D-unit ALU
yes	TAx	TAy	16-bit unsigned comparison in A-unit ALU
yes	TAx	ACy	16-bit unsigned comparison in A-unit ALU
yes	ACx	TAy	16-bit unsigned comparison in A-unit ALU
yes	ACx	ACy	if M40 = 0, 32-bit unsigned comparison in D-unit ALU if M40 = 1, 40-bit unsigned comparison in D-unit ALU

#### Compatibility with C54x devices (C54CM = 1)

Contrary to the corresponding C54x instruction, the C55x register comparison instruction is performed in execute phase of the pipeline.

When C54CM = 1, the conditions testing the accumulators content are all performed as if M40 was set to 1.

Status Bits Affected by C54CM, M40

Affects TCx

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

- ☐ CMP (Compare Memory with Immediate Value)
- ☐ CMPAND (Compare Accumulator, Auxiliary, or Temporary Register Content with AND)
- ☐ CMPOR (Compare Accumulator, Auxiliary, or Temporary Register Content with OR)
- MAX (Compare Accumulator, Auxiliary, or Temporary Register Content Maximum)
- ☐ MIN (Compare Accumulator, Auxiliary, or Temporary Register Content Minimum)

## Example 1

Syntax	Description
CMP AC1 == T1, TC1	The signed content of AC1(15–0) is compared to the content of T1 and because
	they are equal, TC1 is set to 1.

Before		After	
AC1	00 0028 0400	AC1	00 0028 0400
T1	0400	T1	0400
TC1	0	TC1	1

Syntax	Description
· ·	The content of T1 is compared to the signed content of AC1(15–0). The content of
	T1 is greater than the content of AC1, TC1 is set to 1.

Before				After			
T1			0500	T1			0500
AC1	80	0000	0400	AC1	80	0000	0400
TC1			0	TC1			1

# **CMPAND**

Compare Accumulator, Auxiliary, or Temporary Register Content with AND

**Parallel** 

# **Syntax Characteristics**

No.	Syntax			Enable Bit	Size	Cycles	Pipeline	
[1]	CMPAND[U] sr	CMPAND[U] src RELOP dst, TCy, TCx			3	1	Х	
[2]	CMPAND[U] sr	c RE	LOP dst, !TCy, TCx	Yes	3	1	Х	
Description		AL are ten	ese instructions perform a con U. Two accumulator, auxiliary of compared. When an accumun porary register TAx, the 16 low unit ALU.	registers, and te lator ACx is con	mporar npared	ry register with an a	rs contents auxiliary or	
Status	Bits	Aff	ected by C54CM, M40, T0	Су				
		Aff	ects TCx					
See Als	80	Se	See the following other related instructions:					
			CMP (Compare Memory with Immediate Value)					
			CMP (Compare Accumulator,	, Auxiliary, or Tei	mporar	y Registe	r Content)	
			CMPOR (Compare Accume Content with OR)	ulator, Auxiliary	, or T	emporary	/ Register	
			MAX (Compare Accumulator Maximum)	, Auxiliary, or Te	empora	ry Regist	er Content	

Minimum)

☐ MIN (Compare Accumulator, Auxiliary, or Temporary Register Content

## Compare Accumulator, Auxiliary, or Temporary Register Content with AND

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
	CMPAND[U] src RELOP dst, TCy, TCx				
[1a]	CMPAND[U] src RELOP dst, TC2, TC1	Yes	3	1	Х
[1b]	CMPAND[U] src RELOP dst, TC1, TC2	Yes	3	1	Х

Opcode	0001	001E	FSSS	cc01	FDDD	0utt

**Operands** 

dst, RELOP, src, TC1, TC2

Description

This instruction performs a comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. If the comparison is true, the TCx status bit is set to 1; otherwise, it is cleared to 0. The result of the comparison is ANDed with TCy; TCx is updated with this operation.

The comparison depends on the optional U keyword and on M40 for accumulator comparisons. As the following table shows, the U keyword specifies an unsigned comparison and M40 defines the comparison bit width for accumulator comparisons

U	src	dst	Comparison Type
no	TAx	TAy	16-bit signed comparison in A-unit ALU
no	TAx	ACy	16-bit signed comparison in A-unit ALU
no	ACx	TAy	16-bit signed comparison in A-unit ALU
no	ACx	ACy	if M40 = 0, 32-bit signed comparison in D-unit ALU if M40 = 1, 40-bit signed comparison in D-unit ALU
yes	TAx	TAy	16-bit unsigned comparison in A-unit ALU
yes	TAx	ACy	16-bit unsigned comparison in A-unit ALU
yes	ACx	TAy	16-bit unsigned comparison in A-unit ALU
yes	ACx	ACy	if M40 = 0, 32-bit unsigned comparison in D-unit ALU if M40 = 1, 40-bit unsigned comparison in D-unit ALU

## Compatibility with C54x devices (C54CM = 1)

Contrary to the corresponding C54x instruction, the C55x register comparison instruction is performed in execute phase of the pipeline.

When C54CM = 1, the conditions testing the accumulators content are all performed as if M40 was set to 1.

Status Bits Affected by C54CM, M40, TCy

Affects TCx

**Repeat** This instruction can be repeated.

Syntax	Description
CMPAND AC1 == AC2, TC1, TC2	The content of AC1(31–0) is compared to the content of AC2(31–0).
	The contents are equal (true), TC2 = TC1 & 1.

Before				After			
AC1	80	0028	0400	AC1	80	0028	0400
AC2	00	0028	0400	AC2	00	0028	0400
M40			0	M40			0
TC1			1	TC1			1
TC2			0	TC2			1

## Compare Accumulator, Auxiliary, or Temporary Register Content with AND

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
	CMPAND[U] src RELOP dst, !TCy, TCx			<u> </u>	
[2a]	CMPAND[U] src RELOP dst, !TC2, TC1	Yes	3	1	Х
[2b]	CMPAND[U] src RELOP dst, !TC1, TC2	Yes	3	1	X

Opcode	0001	001E	FSSS	cc01	FDDD	1utt
•						

**Operands** 

dst, RELOP, src, TC1, TC2

Description

This instruction performs a comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. If the comparison is true, the TCx status bit is set to 1; otherwise, it is cleared to 0. The result of the comparison is ANDed with the complement of TCy; TCx is updated with this operation.

The comparison depends on the optional U keyword and on M40 for accumulator comparisons. As the following table shows, the U keyword specifies an unsigned comparison and M40 defines the comparison bit width for accumulator comparisons

U	src	dst	Comparison Type
no	TAx	TAy	16-bit signed comparison in A-unit ALU
no	TAx	ACy	16-bit signed comparison in A-unit ALU
no	ACx	TAy	16-bit signed comparison in A-unit ALU
no	ACx	ACy	if M40 = 0, 32-bit signed comparison in D-unit ALU if M40 = 1, 40-bit signed comparison in D-unit ALU
yes	TAx	TAy	16-bit unsigned comparison in A-unit ALU
yes	TAx	ACy	16-bit unsigned comparison in A-unit ALU
yes	ACx	TAy	16-bit unsigned comparison in A-unit ALU
yes	ACx	ACy	if M40 = 0, 32-bit unsigned comparison in D-unit ALU if M40 = 1, 40-bit unsigned comparison in D-unit ALU

## Compatibility with C54x devices (C54CM = 1)

Contrary to the corresponding C54x instruction, the C55x register comparison instruction is performed in execute phase of the pipeline.

When C54CM = 1, the conditions testing the accumulators content are all performed as if M40 was set to 1.

Status Bits Affected by C54CM, M40, TCy

Affects TCx

**Repeat** This instruction can be repeated.

Syntax	Description
	The content of AC1(31–0) is compared to the content of AC2(31–0). The contents are equal (true), TC2 = !TC1 & 1.

Before				After			
AC1	80	0028	0400	AC1	80	0028	0400
AC2	00	0028	0400	AC2	00	0028	0400
M40			0	M40			0
TC1			1	TC1			1
TC2			Ο	TC2			0

# CMPOR

Compare Accumulator, Auxiliary, or Temporary Register Content with OR

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	CMPOR[U] src RELOP dst, TCy, TCx	Yes	3	1	Х
[2]	CMPOR[U] src RELOP dst, !TCy, TCx	Yes	3	1	X

These instructions perform a comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU.

Status Bits

Affected by

C54CM, M40, TCy

Affects

TCx

**See Also** See the following other related instructions:

- ☐ CMP (Compare Memory with Immediate Value)
- ☐ CMP (Compare Accumulator, Auxiliary, or Temporary Register Content)
- ☐ CMPAND (Compare Accumulator, Auxiliary, or Temporary Register Content with AND)
- MAX (Compare Accumulator, Auxiliary, or Temporary Register Content Maximum)
- ☐ MIN (Compare Accumulator, Auxiliary, or Temporary Register Content Minimum)

#### Compare Accumulator, Auxiliary, or Temporary Register Content with OR

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
	CMPOR[U] src RELOP dst, TCy, TCx				
[1a]	CMPOR[U] src RELOP dst, TC2, TC1	Yes	3	1	X
[1b]	CMPOR[U] src RELOP dst, TC1, TC2	Yes	3	1	X

0001 001E FSSS cc10 FDDD Outt Opcode

**Operands** 

dst, RELOP, src, TC1, TC2

#### Description

This instruction performs a comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. If the comparison is true, the TCx status bit is set to 1; otherwise, it is cleared to 0. The result of the comparison is ORed with TCy; TCx is updated with this operation.

The comparison depends on the optional U keyword and on M40 for accumulator comparisons. As the following table shows, the U keyword specifies an unsigned comparison and M40 defines the comparison bit width for accumulator comparisons

U	src	dst	Comparison Type
no	TAx	TAy	16-bit signed comparison in A-unit ALU
no	TAx	ACy	16-bit signed comparison in A-unit ALU
no	ACx	TAy	16-bit signed comparison in A-unit ALU
no	ACx	ACy	if M40 = 0, 32-bit signed comparison in D-unit ALU if M40 = 1, 40-bit signed comparison in D-unit ALU
yes	TAx	TAy	16-bit unsigned comparison in A-unit ALU
yes	TAx	ACy	16-bit unsigned comparison in A-unit ALU
yes	ACx	TAy	16-bit unsigned comparison in A-unit ALU
yes	ACx	ACy	if M40 = 0, 32-bit unsigned comparison in D-unit ALU if M40 = 1, 40-bit unsigned comparison in D-unit ALU

## Compatibility with C54x devices (C54CM = 1)

Contrary to the corresponding C54x instruction, the C55x register comparison instruction is performed in execute phase of the pipeline.

When C54CM = 1, the conditions testing the accumulators content are all performed as if M40 was set to 1.

Status Bits Affected by C54CM, M40, TCy

Affects TCx

**Repeat** This instruction can be repeated.

Syntax	Description
CMPORU AC1 != AR1, TC1, TC2	The unsigned content of AC1(15–0) is compared to the unsigned
	content of AR1. The contents are equal (false), TC2 = TC1   0.

Before		Afte	r
AC1	00 8028 040	0 AC1	00 8028 0400
AR1	040	0 AR1	0400
TC1		1 TC1	1
TC2		0 TC2	1

#### Compare Accumulator, Auxiliary, or Temporary Register Content with OR

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
	CMPOR[U] src RELOP dst, !TCy, TCx				
[2a]	CMPOR[U] src RELOP dst, !TC2, TC1	Yes	3	1	X
[2b]	CMPOR[U] src RELOP dst, !TC1, TC2	Yes	3	1	X

Opcode 0001 001E FSSS cc10 FDDD 1utt

Operands

dst, RELOP, src, TC1, TC2

**Description** 

This instruction performs a comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. If the comparison is true, the TCx status bit is set to 1; otherwise, it is cleared to 0. The result of the comparison is ORed with the complement of TCy; TCx is updated with this operation.

The comparison depends on the optional U keyword and on M40 for accumulator comparisons. As the following table shows, the U keyword specifies an unsigned comparison and M40 defines the comparison bit width for accumulator comparisons

U	src	dst	Comparison Type
no	TAx	TAy	16-bit signed comparison in A-unit ALU
no	TAx	ACy	16-bit signed comparison in A-unit ALU
no	ACx	TAy	16-bit signed comparison in A-unit ALU
no	ACx	ACy	if M40 = 0, 32-bit signed comparison in D-unit ALU if M40 = 1, 40-bit signed comparison in D-unit ALU
yes	TAx	TAy	16-bit unsigned comparison in A-unit ALU
yes	TAx	ACy	16-bit unsigned comparison in A-unit ALU
yes	ACx	TAy	16-bit unsigned comparison in A-unit ALU
yes	ACx	ACy	if M40 = 0, 32-bit unsigned comparison in D-unit ALU if M40 = 1, 40-bit unsigned comparison in D-unit ALU

## Compatibility with C54x devices (C54CM = 1)

Contrary to the corresponding C54x instruction, the C55x register comparison instruction is performed in execute phase of the pipeline.

When C54CM = 1, the conditions testing the accumulators content are all performed as if M40 was set to 1.

Status Bits Affected by C54CM, M40, TCy

Affects TCx

**Repeat** This instruction can be repeated.

Syntax	Description
CMPORU AC1 != AR1, !TC1, TC2	The unsigned content of AC1(15–0) is compared to the unsigned
	content of AR1. The contents are equal (false), TC2 = !TC1   0.

Before		After
AC1	00 8028 0400	AC1 00 8028 0400
AR1	0400	AR1 0400
TC1	1	TC1 1
TC2	1	TC2 0

# .CR

# Circular Addressing Qualifier

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<instruction>.CR</instruction>	No	1	1	AD

**Opcode** 1001 1101

**Operands** none

**Description** This instruction is an instruction qualifier that can be paralleled only with any

instruction making an indirect Smem, Xmem, Ymem, Lmem, Baddr, or Cmem addressing. This instruction cannot be executed in parallel with any other types of instructions and it cannot be executed as a stand-alone instruction

(assembler generates an error message).

When this instruction is used in parallel, all modifications of ARx and CDP pointer registers used in the indirect addressing mode are done circularly (as

if ST2\_55 register bits 0 to 8 were set to 1).

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

# DELAY

# Memory Delay

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	DELAY Smem	No	2	1	Х

# Opcode

1011 0110 AAAA AAAI

# **Operands**

Smem

#### **Description**

This instruction copies the content of the memory (Smem) location into the next higher address (Smem + 1). When the data is copied, the content of the addressed location remains the same. A dedicated datapath is used to make this memory move.

When this instruction is executed, the two address register arithmetic units ARAU X and Y, of the A-unit data address generator unit, are used to compute the two addresses Smem and Smem + 1. The address generation is not affected by circular addressing; if Smem points to the end of a circular buffer, Smem + 1 will point to an address outside the circular buffer.

The soft dual memory addressing mode mechanism cannot be applied to this instruction. This instruction cannot use the port(#k16) addressing mode or be paralleled with the port() operand qualifier.

This instruction cannot be used for accesses to I/O space. Any illegal access to I/O space generates a hardware bus-error interrupt (BERRINT) to be handled by the CPU.

#### **Status Bits**

Affected by none

Affects none

#### Repeat

This instruction can be repeated.

Syntax	Description
DELAY *AR1+	The content addressed by AR1 is copied to the next higher address, AR1 + 1. AR1 is incremented by 1.

Before		After	
AR1	0200	AR1	0201
200	3400	200	3400
201	0D80	201	3400
202	2030	202	2030

XP
----

# Compute Exponent of Accumulator Content

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	EXP ACx, Tx	Yes	3	1	Χ

# Opcode

0001 000E | xxSS 1000 | xxdd xxxx

# Operands

ACx, Tx

# **Description**

This instruction computes the exponent of the source accumulator ACx in the D-unit shifter. The result of the operation is stored in the temporary register Tx. The A-unit ALU is used to make the move operation.

This exponent is a signed 2s-complement value in the -8 to 31 range. The exponent is computed by calculating the number of leading bits in ACx and subtracting 8 from this value. The number of leading bits is the number of shifts to the MSBs needed to align the accumulator content on a signed 40-bit representation.

ACx is not modified after the execution of this instruction. If ACx is equal to 0, Tx is loaded with 0.

This instruction produces in Tx the opposite result than computed by the Compute Mantissa and Exponent of Accumulator Content instruction (page 5-272).

# **Status Bits**

Affected by none

Affects none

#### Repeat

This instruction can be repeated.

#### See Also

See the following other related instructions:

☐ MANT::EXP (Compute Mantissa and Exponent of Accumulator Content)

Syntax	Description
EXP AC0, T1	The exponent is computed by subtracting 8 from the number of leading bits in the content of AC0. The exponent value is a signed 2s-complement value in the –8 to 31 range and is stored in T1.

Before		After	
AC0	FF FFFF FFCB	AC0	FF FFFF FFCB
T1	0000	T1	0019

# **FIRSADD**

Symmetrical Finite Impulse Response Filter

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	FIRSADD Xmem, Ymem, Cmem, ACx, ACy	No	4	1	Х

#### Opcode

1000 0101 XXXM MMYY YMMM 11mm DDx0 DDU%

#### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

# **Description**

This instruction performs two parallel operations: multiply and accumulate (MAC), and addition. The operation is executed:

$$ACy = ACy + (ACx * Cmem)$$
  
::  $ACx = (Xmem << #16) + (Ymem << #16)$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of ACx(32–16) and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- ☐ Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

The second operation performs an addition operation between the content of data memory operand Xmem, shifted left 16 bits, and the content of data memory operand Ymem, shifted left 16 bits.

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.

_	The shift operation is equivalent to the signed shift instruction.
	Overflow detection and CARRY status bit depends on M40.
	When an overflow is detected, the accumulator is saturated according to SATD.
Co	ompatibility with C54x devices (C54CM = 1)

**Status Bits** Affected by C54CM, FRCT, M40, SATD, SMUL, SXMD

> ACOVx, ACOVy, CARRY Affects

Repeat This instruction can be repeated.

See Also See the following other related instructions:

☐ FIRSSUB (Antisymmetrical Finite Impulse Response Filter)

Syntax	Description
FIRSADD *AR0, *AR1, *CDP, AC0, AC1	The content of AC0(32–16) multiplied by the content addressed by the coefficient data pointer register (CDP) is added to the content of AC1 and the result is stored in AC1. The content addressed by AR0 shifted left by 16 bits is added to the content addressed by AR1 shifted left by 16 bits and the result is stored in AC0.

Before				After			
AC0	00	6900	0000	AC0	00	2300	0000
AC1	00	0023	0000	AC1	FF	D8ED	3F00
*AR0			3400	*AR0			3400
*AR1			EF00	*AR1			EF00
*CDP			A067	*CDP			A067
ACOV0			0	ACOV0			0
ACOV1			0	ACOV1			0
CARRY			0	CARRY			1
FRCT			0	FRCT			0
SXMD			0	SXMD			0

# **FIRSSUB**

## Antisymmetrical Finite Impulse Response Filter

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	FIRSSUB Xmem, Ymem, Cmem, ACx, ACy	No	4	1	Х

#### Opcode

1000 0101 XXXM MMYY YMMM 11mm DDx1 DDU%

#### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

## **Description**

This instruction performs two parallel operations: multiply and accumulate (MAC), and subtraction. The operation is executed:

$$ACy = ACy + (ACx * Cmem)$$
  
::  $ACx = (Xmem << #16) - (Ymem << #16)$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of ACx(32–16) and the content of a data memory operand Cmem, addressed using the coefficient addressing mode, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- ☐ Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

The second operation subtracts the content of data memory operand Ymem, shifted left 16 bits, from the content of data memory operand Xmem, shifted left 16 bits.

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.

	The shift or	peration is equivalent to the signed shift instruction.			
	subtraction	detection and CARRY status bit depends on M40. The borrow bit is reported in the CARRY status bit; the borrow bit all complement of the CARRY status bit.			
	☐ When an overflow is detected, the accumulator is saturated according SATD.				
Со	mpatibility	with C54x devices (C54CM = 1)			
When this instruction is executed with M40 = 0, compatibility is ensured. Whe C54CM = 1, no overflow detection, report, and saturation is done after th shifting operation.					
Aff	ected by	C54CM, FRCT, M40, SATD, SMUL, SXMD			
Aff	ects	ACOVx, ACOVy, CARRY			
This instruction can be repeated.					
Se	e the followir	ng other related instructions:			

# Example

Repeat

See Also

**Status Bits** 

Syntax	Description
FIRSSUB *AR0, *AR1, *CDP, AC0, AC1	The content of AC0(32–16) multiplied by the content addressed by the coefficient data pointer register (CDP) is added to the content of AC1 and the result is stored in AC1. The content addressed by AR1 shifted left by 16 bits is subtracted from the content addressed by AR0 shifted left by 16 bits and the result is stored in AC0.

☐ FIRSADD (Symmetrical Finite Impulse Response Filter)

Before				After				
AC0	00	6900	0000	AC0	00	4500	0000	
AC1	00	0023	0000	AC1	FF	D8ED	3F00	
*AR0			3400	*ARO			3400	
*AR1			EF00	*AR1			EF00	
*CDP			A067	*CDP			A067	
ACOV0			0	ACOV0			0	
ACOV1			0	ACOV1			0	
CARRY			0	CARRY			0	
FRCT			0	FRCT			0	
SXMD			0	SXMD			0	

Repeat

IDLE

Idle

# **Syntax Characteristics**

No.	Syntax					Parall Enable		Size	Cycles	Pipeline
[1]	IDLE					No		4	?	D
Opcode	e		0111	1010	xxxx	xxxx	xxx	x xx	xx xx	xx 110x
Operan	nds	none								
Descrip	otion	This instructio a reset occurs on a configumechanism.	. The pov	ver-dow	n mode	that the	proce	essor o	operates	in depends
Status	Bits	Affected by	INTM							
		Affects	none							

This instruction cannot be repeated.

INTR

# Software Interrupt

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	INTR k5	No	2	3	D

# **Opcode**

1001 0101 0xxk kkkk

#### **Operands**

k5

# Description

This instruction passes control to a specified interrupt service routine (ISR) and interrupts are globally disabled (INTM bit is set to 1 after ST1\_55 content is pushed onto the data stack pointer). The ISR address is stored at the interrupt vector address defined by the content of an interrupt vector pointer (IVPD or IVPH) combined with the 5-bit constant, k5. This instruction is executed regardless of the value of INTM bit.

#### Note:

DBSTAT (the debug status register) holds debug context information used during emulation. Make sure the ISR does not modify the value that will be returned to DBSTAT.

Before beginning an ISR, the CPU automatically saves the value of some CPU registers and two internal registers: the program counter (PC) and a loop context register. The CPU can use these values to re-establish the context of the interrupted program sequence when the ISR is done.

In the slow-return process (default), the return address (from the PC), the loop context bits, and some CPU registers are stored to the stacks (in memory). When the CPU returns from an ISR, the speed at which these values are restored is dependent on the speed of the memory accesses.

In the fast-return process, the return address (from the PC) and the loop context bits are saved to registers, so that these values can always be restored quickly. These special registers are the return address register (RETA) and the control-flow context register (CFCT). You can read from or write to RETA and CFCT as a pair with dedicated, 32-bit load and store instructions. Some CPU registers are saved to the stacks (in memory). For fast-return mode operation, see the TMS320C55x DSP CPU Reference Guide (SPRU371).

When control is passed to the ISR:


- ☐ The data stack pointer (SP) is decremented by 1 word in the address phase of the pipeline. The status register 2 (ST2\_55) content is pushed to the top of SP.
- ☐ The system stack pointer (SSP) is decremented by 1 word in the address phase of the pipeline. The 7 higher bits of status register 0 (ST0\_55) concatenated with 9 zeroes are pushed to the top of SSP.
- ☐ The SP is decremented by 1 word in the access phase of the pipeline. The status register 1 (ST1\_55) content is pushed to the top of SP.
- ☐ The SSP is decremented by 1 word in the access phase of the pipeline. The debug status register (DBSTAT) content is pushed to the top of SSP.
- ☐ The SP is decremented by 1 word in the read phase of the pipeline. The 16 LSBs of the return address, from the program counter (PC), of the called subroutine are pushed to the top of SP.
- ☐ The SSP is decremented by 1 word in the read phase of the pipeline. The loop context bits concatenated with the 8 MSBs of the return address are pushed to the top of SSP.
- ☐ The PC is loaded with the ISR program address. The active control flow execution context flags are cleared.


When the software interrupt is acknowledged, the corresponding bits in IFR0 and IFR1 are cleared.



After 
$$\rightarrow$$
 SSP = x - 3 (Loop bit SSP = x - 2 SSP = x - 1 ST0

Before  $\rightarrow$  SSP = x Previous Save





	Data Stack (SP)					
3	PC(15-0)					
2	ST1_55					
1	ST2_55					
	Previously saved data					

Data Stock (SD)

Status Bits Affected by none

Affects INTM, IFR0, IFR1

**Repeat** This instruction cannot be repeated.

**See Also** See the following other related instructions:

□ RETI (Return from Interrupt)

☐ TRAP (Software Trap)

Syntax	Description
INTR #3	Program control is passed to the specified interrupt service routine. The interrupt vector address is defined by the content of an interrupt vector pointer (IVPD) combined with the unsigned 5-bit value (3).



# Lock Access Qualifier

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	.LK	No	2	1	D
Opcod	e	01	00 0:	101   111	1 0010

# **Operands**

none

# Description

This is an operand qualifier that can be paralleled with any of 13 instructions (listed below) which execute a read-modify-write operation to a specific memory operand. If the .LK qualifier is applied to any of 13 instructions, the lock signal is activated at the same cycle with the read request and the corresponding write request follows this read request. This means any memory request issued by other instructions cannot be located between this locked read and write request due to stall generation. This also provides a suitable interface with the OCP.

This operand qualifier cannot be executed:

☐ Alone

☐ In parallel with instructions except the 13 lock instructions

Any of the 13 instructions using the .LK qualifier cannot be combined with any other user-defined parallelism instruction.

The 13 lock instructions which can be paralleled with the .LK qualifier are listed in the table below.

Number	Algebraic	Mnemonic
1	TC1 = bit(Smem, k4), bit(Smem, k4) = #1	BTSTSET k4, Smem, TC1
2	TC2 = bit(Smem, k4), bit(Smem, k4) = #1	BTSTSET k4, Smem, TC2
3	TC1 = bit(Smem, k4), bit(Smem, k4) = #0	BTSTCLR k4, Smem, TC1
4	TC2 = bit(Smem, k4), bit(Smem, k4) = #0	BTSTCLR k4, Smem, TC2
5	TC1 = bit(Smem, k4), cbit(Smem, k4)	BTSTNOT k4, Smem, TC1
6	TC2 = bit(Smem, k4), cbit(Smem, k4)	BTSTNOT k4, Smem, TC2
7	bit(Smem, src) = #1	BSET src, Smem
8	bit(Smem, src) = #0	BCLR src, Smem
9	cbit(Smem, src)	BNOT src, Smem
10	Smem = Smem & k16	AND k16, Smem
11	Smem = Smem   k16	OR k16, Smem
12	Smem = Smem ^ k16	XOR k16, Smem
13	Smem = Smem + k16	ADD k16, Smem

Any of the 13 instructions with the .LK qualifier is not allowed in the conditional execution context which is applied by "if(cond) execute(D\_unit)" instruction due to OCP compliance. The cases below are illegal and rejected by the code-gen tools:

```
if(cond execute(D unit)
TC1=bit(*ar2+, #2), bit(*ar2+, #2)=#1 | lock()
instruction || if(cond) execute(D_unit)
TC1=bit(*ar2+, #2), bit(*ar2+, #2)=#1 | lock()
```

# Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

**Example** TC1=bit(\*ar2+, #2), bit(\*ar2+, #2)=#1 | lock()

Before			After		
XAR2	00	1780	XAR2	00	1781
Data memory					
1780h		FE00	1780h		FE04
1781h		3800	1781h		3800
TC1		x			0

LMS

# Least Mean Square

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	LMS Xmem, Ymem, ACx, ACy	No	4	1	X

#### Opcode

1000 0110 XXXM MMYY YMMM DDDD 110x xxx%

# **Operands**

ACx, ACy, Xmem, Ymem

#### Description

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC), and addition. The instruction is executed:

$$ACy = ACy + (Xmem * Ymem)$$
  
::  $ACx = round(ACx + (Xmem << #16))$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, sign extended to 17 bits, and the content of data memory operand Ymem, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

The second operation performs an addition between an accumulator content and the content of data memory operand Xmem shifted left by 16 bits.

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ Rounding is performed according to RDM.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, the rounding is performed without clearing the 16 lowest bits of ACx. The addition operation has no overflow detection, report, and saturation after the shifting operation.

**Status Bits** Affected by C54CM, FRCT, M40, RDM, SATD, SMUL, SXMD

> Affects ACOVx, ACOVy, CARRY

Repeat This instruction can be repeated.

Syntax	Description
LMS *AR0, *AR1, AC0, AC1	The content addressed by AR0 multiplied by the content addressed by AR1 is added to the content of AC1 and the result is stored in AC1. The content addressed by AR0 shifted left by 16 bits is added to the content of AC0. The result is rounded and stored in AC0.

Before		After	
AC0	00 1111 2222	AC0	00 2111 0000
AC1	00 1000 0000	AC1	00 1200 0000
*AR0	1000	*ARO	1000
*AR1	2000	*AR1	2000
ACOV0	0	ACOV0	0
ACOV1	0	ACOV1	0
CARRY	0	CARRY	0
FRCT	0	FRCT	0

**LMSF** 

# Least Mean Square (LMSF)

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	LMSF Xmem, Ymem, ACx, ACy	No	4	1	Χ

#### Opcode

1000 0111 XXXM MMYY YMMM SSDD 0110 0001

#### **Operands**

ACx, ACy, Xem, Ymem, T3

#### Description

This instruction performs three parallel operations in one cycle. The operations are executed in the D-unit MAC and D-unit ALU. The instruction is executed:

```
ACx = T3 * (Ymem)

ACy = ACy + (Xmem) * (Ymem)

Xmem = HI(rnd(ACx + (Xmem) << #16))
```


The first operation performs a multiplication in D-unit MAC1. The input operands of the multiplier are the content of data register T3 and the content of data memory operand Ymem. The implied T3 operand is sign extended to 17 bits in the MAC1. The data memory operand Ymem is addressed by DAGEN path Y by using Ymem addressing mode, driven on the CDB bus, and sign extended to 17 bits in the MAC1.

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

The second operation performs a multiplication and an addition in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand Xmem and the content of data memory operand Ymem. The data memory operand Xmem is addressed by DAGEN path X by using Xmem addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC2. The other data memory operand Ymem is addressed by DAGEN path Y by using the Ymem addressing mode, driven on data bus CDB, and sign extended to 17 bits in the MAC2.

	If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
	Multiplication overflow detection depends on SMUL.
	The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD.
the me	e third operation performs an addition between an accumulator content and content of data memory operand Xmem in the D-unit ALU. The data mory operand Xmem is driven on the DDB bus as described in the above and operation, sign extended to 40 bits according to SXMD, shifted to the by 16 bits, and supplied to D-unit ALU.
	The shift operation is identical to the arithmetic shift instruction. Therefore, an overflow detection, report and saturation is done after the shifting operation.
	Overflow and CARRY detection are operated as M40 bit is locally set to 0.
	Addition overflow is always detected at bit position 31.
	Addition carry report in CARRY status bit is always extracted at bit position 31.
	A rounding is always performed on the result of the addition. The rounding operation depends on RDM status value.
	When RDM is 0, the biased rounding to the infinite is performed. 2^15 is added to the 40-bit result of the accumulation.
	When RDM is 1, the unbiased rounding to the nearest is performed. According to the value of the 17 LSB of the 40-bit result of accumulation, 2^15 is added as following pseudo code description.
	<pre>if(2^15 &lt; bit(15-0) &lt; 2^16)   add 2^15 to the 40-bit result of the accumulation else if(bit(15-0) == 2^15)   if(bit(16) == 1)   add 2^15 to the 40-bit result of the accumulation</pre>
	When an overflow is detected on the result of the rounding, the

accumulator is saturated according to SATD. Note that no overflow



# **Example**

Syntax	Description
Imsf(*AR2-,*AR3+,AC0,AC1); SXM=1, FRCT=1; assuming 4KW bank DARAM	The product of the content addressed by AR2 and the content addressed by AR3 is added to the content of AC1 and the result is stored in AC1. The content addressed by AR2, shifted to the left by 16 bits, is added to the con-
	tent of AC0. The result is rounded and stored in AC0.

#### Execution

```
T3[16:0] * ((Ymem)[16:0])) -> ACx[39:0]
ACy[39:0]+(Xmem)[16:0]*(Ymem))[16:0])) -> ACy[39:0]
HI(rnd(ACx[39:0]+((Xmem)<<#16))) -> Xmem
```

# LMSF Least Mean Square (Imsf)

Before				After			
AC0	00	3FFF	8000	AC0	00	0200	0000
AC1	00	0000	8000	AC1	00	0004	8000
Т3			8000	Т3			8000
XAR2		00	30FF	XAR2		00	30FE
XAR3		00	2000	XAR3		00	2001
Data memory							
2000h			FE00	2000h			FE00
30FFh			FF00	30FFh			3F00

5-172 Instruction Set Descriptions SWPU067E



# Linear Addressing Qualifier

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<instruction>.LR</instruction>	No	1	1	AD

**Opcode** 1001 1100

**Operands** none

**Description** This instruction is an instruction qualifier that can be paralleled only with any

> instruction making an indirect Smem, Xmem, Ymem, Lmem, Baddr, or Cmem addressing. This instruction cannot be executed in parallel with any other types of instructions and it cannot be executed as a stand-alone instruction

(assembler generates an error message).

When this instruction is used in parallel, all modifications of ARx and CDP pointer registers used in the indirect addressing mode are done linearly (as if

ST2\_55 register bits 0 to 8 were cleared to 0).

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

# MAC

# Multiply and Accumulate

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAC[R] ACx, Tx, ACy[, ACy]	Yes	2	1	Х
[2]	MAC[R] ACy, Tx, ACx, ACy	Yes	2	1	X
[3]	MACK[R] Tx, K8, [ACx,] ACy	Yes	3	1	X
[4]	MACK[R] Tx, K16, [ACx,] ACy	No	4	1	X
[5]	MACM[R] [T3 = ]Smem, Cmem, ACx	No	3	1	X
[6]	MACM[R] [T3 = ]Smem, [ACx,] ACy	No	3	1	X
[7]	MACM[R] [T3 = ]Smem, Tx, [ACx,] ACy	No	3	1	X
[8]	MACMK[R] [T3 = ]Smem, K8, [ACx,] ACy	No	4	1	X
[9]	<b>MACM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	No	4	1	Х
[10]	<b>MACM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx >> #16[, ACy]	No	4	1	Х
[11]	MAC[R] Smem, uns(Cmem), ACx	No	3	1	X

# **Description**

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are:

- ☐ ACx(32–16)
- ☐ The content of Tx, sign extended to 17 bits
- ☐ The 8-bit signed constant, K8, sign extended to 17 bits
- ☐ The 16-bit signed constant, K16, sign extended to 17 bits
- ☐ The content of a memory (Smem) location, sign extended to 17 bits
- ☐ The content of a data memory operand Cmem, addressed using the coefficient addressing mode, sign extended to 17 bits
- ☐ The content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Ymem, extended to 17 bits

# **Status Bits**

Affected by

FRCT, M40, RDM, SATD, SMUL, SXMD

Affects

ACOVx, ACOVy

See Also	Se	e the following other related instructions:
		AMAR::MAC (Modify Auxiliary Register Content with Parallel Multiply and Accumulate)
		MACMZ (Multiply and Accumulate with Parallel Delay)
		MAC::MAC (Parallel Multiply and Accumulates)
		MAC::MAS (Multiply and Accumulate with Parallel Multiply and Subtract)
		MAC::MPY (Multiply and Accumulate with Parallel Multiply)
		MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator from Memory)
		MACM::MOV (Multiply and Accumulate with Parallel Store Accumulator Content to Memory)
		MAS (Multiply and Subtract)
		MAS::MAC (Multiply and Subtract with Parallel Multiply and Accumulate)
		MPY::MAC (Multiply with Parallel Multiply and Accumulate)
		MPY::MAS (Multiply with Parallel Multiply and Subtract)

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAC[R] ACx, Tx, ACy[, ACy]	Yes	2	1	Х

**Opcode** 0101 011E DDSS ss0%

Operands ACx, ACy, Tx

**Description**This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are ACx(32–16) and the content of Tx, sign extended to 17 bits:

ACy = ACy + (ACx \* Tx)

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- ☐ Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MAC AC1, T0, AC0	The product of the content of AC1 and the content of T0 is added to the content of AC0. The result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MAC[R] ACy, Tx, ACx, ACy	Yes	2	1	Х
Opcod	e	010	1 10	0E DDS	S ss1%
Opera	nds ACx, ACy, Tx				

# Description

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are ACy(32–16) and the content of Tx, sign extended to 17 bits:

$$ACy = (ACy * Tx) + ACx$$

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
	The product of the content of AC1 and the content of T1 is added to the content of AC0. The result is rounded and stored in AC1.

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MACK[R] Tx, K8, [ACx,] ACy	Yes	3	1	Х

#### **Opcode**

0001 111E KKKK KKKK SSDD ss1%

**Operands** 

ACx, ACy, K8, Tx

**Description** 

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the 8-bit signed constant, K8, sign extended to 17 bits:

$$ACy = ACx + (Tx * K8)$$

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by FRCT, M40, RDM, SATD

> Affects **ACOVy**

Repeat This instruction can be repeated.

Syntax	Description
MACK T0, #FFh, AC1, AC0	The product of the content of T0 and a signed 8-bit value (FFh) is added to the content of AC1. The result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MACK[R] Tx, K16, [ACx,] ACy	No	4	1	Х
Opcode	0111 1001 KKKK	KKKK KKK	K KK	KK SSD	D ss1%
Operan	ds ACx, ACy, K16, Tx				

# Description

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the 16-bit signed constant, K16, sign extended to 17 bits:

$$ACy = ACx + (Tx * K16)$$

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MACK T0, #FFFFh, AC1, AC0	The product of the content of T0 and a signed 16-bit value (FFFFh) is added to the content of AC1. The result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	MACM[R] [T3 = ]Smem, Cmem, ACx	No	3	1	Χ

#### **Opcode**

1101 0001 AAAA AAAI U%DD 01mm

## Description

ACx, Cmem, Smem

# Description

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of a memory location (Smem), sign extended to 17 bits, and the content of a data memory operand (Cmem), addressed using the coefficient addressing mode and sign extended to 17 bits:

ACx = ACx + (Smem \* Cmem)

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVx

**Repeat** This instruction can be repeated.

Syntax	Description
MACMR *AR1, *CDP, AC2	The product of the content addressed by AR1 and the content addressed by the coefficient data pointer register (CDP) is added to the content of AC2.
	The result is rounded and stored in AC2. The result generated an overflow.

Before			After			
AC2	00 EC00	0000	AC2	00	EC00	0000
AR1		0302	AR2			0302
CDP		0202	CDP			0202
302		FE00	302			FE00
202		0040	202			0040
ACOV2		0	ACOV2			1

# **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[6]	MACM[R] [T3 = ]Smem, [ACx,] ACy		No	3	1	Х
Opcod	e	1101	0010 AAA	A AA	AI U%D	D 00SS

# **Operands**

ACx, ACy, Smem

# Description

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are ACx(32-16) and the content of a memory location (Smem), sign extended to 17 bits:

$$ACy = ACy + (Smem * ACx)$$

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

#### **Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

Affects **ACOVy** 

#### Repeat This instruction can be repeated.

Syntax	Description
MACM *AR3, AC0, AC1	The product of the content addressed by AR3 and the content of AC0 is added to the content of AC1. The result is stored in AC1.

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[7]	MACM[R] [T3 = ]Smem, Tx, [ACx,] ACy	No	3	1	Х
,					

# Opcode

1101 0100 AAAA AAAI U%DD ssSS

# **Description**

ACx, ACy, Smem, Tx

# **Description**

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of a memory location (Smem), sign extended to 17 bits:

$$ACy = ACx + (Tx * Smem)$$

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

# Status Bits

Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVy

This instruction can be repeated.

# Repeat Example

Syntax	Description
MACM *AR3, T0, AC1, AC0	The product of the content addressed by AR3 and the content of T0 is added to the content of AC1. The result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bi	it Size	Cycles	Pipeline
[8]	MACMK[R] [T3 = ]Smem, K8, [ACx,] ACy	No	4	1	Х
Opcode	<b>e</b> 1111 1000	AAAA AAAI K	KKK KKK	K SSD	D x1U%

# **Operands**

ACx, ACy, K8, Smem

#### **Description**

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of a memory location (Smem), sign extended to 17 bits, and the 8-bit signed constant, K8, sign extended to 17 bits:

$$ACy = ACx + (Smem * K8)$$

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

# Status Bits Affected by FRCT, M40, RDM, SATD

Affects ACOVy

#### **Repeat** This instruction can be repeated.

Syntax	Description
MACMK *AR3, #FFh, AC1, AC0	The product of the content addressed by AR3 and a signed 8-bit value (FFh) is added to the content of AC1. The result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[9]	<b>MACM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	No	4	1	Х

#### **Opcode**

| 1000 0110 | XXXM MMYY | YMMM SSDD | 001g uuU%

# **Operands**

ACx, ACy, Xmem, Ymem

# Description

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Ymem, extended to 17 bits:

$$ACy = ACx + (Xmem * Ymem)$$

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Affected by FRCT, M40, RDM, SATD, SMUL, SXMD **Status Bits** 

> ACOVy Affects

This instruction can be repeated. Repeat

Description
The product of the unsigned content addressed by AR2 and the unsigned content addressed by AR3 is added to the content of AC3. The result is rounded and stored in AC3. The result generated an overflow. AR2 and AR3 are both incremented by 1.

Before		After	
AC3	00 2300 EC00	AC3	00 9221 0000
AR2	302	AR2	303
AR3	202	AR3	203
ACOV3	0	ACOV3	1
302	FE00	302	FE00
202	7000	202	7000
M40	0	M40	0
SATD	0	SATD	0
FRCT	0	FRCT	0

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[10]	<b>MACM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx >> #16[, ACy]	No	4	1	Х

# **Opcode**

| 1000 0110 | XXXM MMYY | YMMM SSDD | 010g uuU%

# **Operands**

ACx, ACy, Xmem, Ymem

# **Description**

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Ymem, extended to 17 bits:

$$ACy = (ACx >> #16) + (Xmem * Ymem)$$

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx, which has been shifted to the right by 16 bits. The shifting operation is performed with a sign extension of source accumulator ACx(39).
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Affected by FRCT, M40, RDM, SATD, SMUL, SXMD **Status Bits** 

> Affects ACOVy

This instruction can be repeated. Repeat

Syntax	Description
MACM uns(*AR3), uns(*AR4), AC1 >> #16, AC0	The product of the unsigned content addressed by AR3 and the unsigned content addressed by AR4 is added to the content of AC1, which has been shifted to the right by 16 bits. The result is stored in AC0.

# Multiply and Accumulate (MAC)

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[11]	MAC[R] Smem, uns(Cmem), ACx	No	3	1	Χ

# Opcode

| 1101 0000 | AAAA AAAI | 0%DD 10mm

#### **Operands**

ACx, Cmem, Smem

# **Description**

This instruction performs a multiplication and an accumulation in the D-unit MAC1. The input operands of the multiplier are the content of a data memory location (Smem) and the content of a data memory operand (Cmem).

#### Note:

The uns keyword is mandatory for this instruction.

The data memory operand Smem is addressed by DAGEN path X by using the Smem addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The another data memory operand Cmem is addressed by DAGEN path C by using the coefficient addressing mode, driven on data bus BDB, and extended to 17 bits with filling zeros in the MAC1:

ACx = ACx + (Smem \* Cmem)

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB

buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

This instruction can be applied to compute the intermediate multiplication result and accumulation to the other partial result of double precision multiplication and to free up one DAGEN operator (DAGEN path Y) for storing an instruction with enabling parallelism.

# Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects **ACOV**x

Repeat This instruction can be repeated.

# **Example**

Syntax	Description
MAC *AR3-, uns(*CDP+), AC0	The product of the content addressed by AR3 and the content addressed by the coefficient data pointer register (CDP) is added to the content of AC0. The result is stored in AC0. AR3 is decremented by 1 and CDP is incremented by 1.

#### Execution

rnd(ACx+(Smem) [16:0] \*uns(Cmem) [16:0]) -> ACx

Before				After			
AC0	00	0000	8000	AC0	FF	FF00	8000
XAR3		00	1001	XAR3		00	1000
Data memory							
1001h			FE00	1001h			FE00
XCDP		00	2000	XCDP		00	2001
Coeff memory	У						
2000h			8000	2000h			8000

# MACMZ

## Multiply and Accumulate with Parallel Delay

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MACM[R]Z [T3 = ]Smem, Cmem, ACx	No	3	1	Х

#### **Opcode**

1101 0000 AAAA AAAI U%DD xxmm

# **Operands**

ACx, Cmem, Smem

# Description

This instruction performs a multiplication and an accumulation in the D-unit MAC in parallel with the delay memory instruction. The input operands of the multiplier are the content of a memory location (Smem), sign extended to 17 bits, and the content of a data memory operand (Cmem), addressed using the coefficient addressing mode and sign extended to 17 bits.

ACx = ACx + (Smem \* Cmem) :: delay(Smem)

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- When an addition overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

The soft dual memory addressing mode mechanism cannot be applied to this instruction. This instruction cannot use the port(#k16) addressing mode or be paralleled with the port() operand qualifier.

This instruction cannot be used for accesses to I/O space. Any illegal access to I/O space generates a hardware bus-error interrupt (BERRINT) to be handled by the CPU.

	Со	mpatibility	with C54x	devices (C	C54CM =	= 1)		
	Wh	nen this instr	uction is exe	ecuted with	h M40 =	0, compa	tibility is en	sured.
Status Bits	Aff	ected by	FRCT, M4	0, RDM, S	ATD, SN	<b>IUL</b>		
	Aff	ects	ACOVx					
Repeat	Thi	is instruction	can be rep	eated.				
See Also	Se	e the following	ng other rela	ated instru	ctions:			
		AMAR::MA Accumulate	.C (Modify A ∋)	uxiliary Re	egister Co	ontent with	n Parallel M	lultiply and
		MAC (Multi	iply and Acc	cumulate)				
		MAC::MAC	(Parallel M	lultiply and	l Accumi	ulates)		
		MAC::MAS	(Multiply ar	nd Accumu	ılate with	Parallel N	Multiply and	d Subtract)
		MAC::MPY	(Multiply ar	nd Accumu	ulate with	n Parallel I	Multiply)	
		MACM::MC from Memo	DV (Multiply ory)	and Accu	mulate v	vith Parall	el Load Ad	cumulator
		MACM::MC Content to	DV (Multiply Memory)	and Accui	mulate v	vith Parall	el Store Ad	cumulator
		MAS::MAC	(Multiply ar	nd Subtrac	t with Pa	rallel Mult	tiply and Ad	ccumulate)
		MPY::MAC	(Multiply w	ith Parallel	Multiply	and Accu	ımulate)	
		MPY::MAS	(Multiply wi	ith Parallel	Multiply	and Subt	ract)	

Syntax	Description
MACMZ *AR3, *CDP, AC0	The product of the content addressed by AR3 and the content addressed by the coefficient data pointer register (CDP) is added to the content of AC0. The result is stored in AC0. The content addressed by AR3 is copied into the next higher address.

# MAC::MAC

# Parallel Multiply and Accumulates

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х
[2]	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х
[3]	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	No	4	1	Х
[4]	<b>MAC</b> [R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: <b>MAC</b> [R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х
[5]	MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx >> #16	No	4	1	X
[6]	MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy >> #16 :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx >> #16	No	4	1	X
[7]	<b>MAC</b> [R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: <b>MAC</b> [R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х
[8]	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx >> #16	No	4	1	Χ
[9]	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy >> #16 :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx >> #16	No	4	1	Х
[10]	<b>MAC</b> [R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy :: <b>MAC</b> [R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx	No	5	1	Х
[11]	MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx >> #16	No	5	1	X
[12]	MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy >> #16 :: MAC[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx >> #16	No	5	1	Х

Description	These instructions perform two parallel multiply and accumulate (looperations in one cycle. The operations are executed in the two D-unit N				
Status Bits	Aff	ected by	FRCT, M40, RDM, SATD, SMUL, SXMD		
	Aff	ects	ACOVx, ACOVy		
See Also	See the following other related instructions:				
		AMAR::MA Accumulate	C (Modify Auxiliary Register Content with Parallel Multiply and		
		MAC (Multi	ply and Accumulate)		
		MACMZ (M	lultiply and Accumulate with Parallel Delay)		
		MAC::MAS	(Multiply and Accumulate with Parallel Multiply and Subtract)		
		MAC::MPY	(Multiply and Accumulate with Parallel Multiply)		
		MACM::MC from Memo	OV (Multiply and Accumulate with Parallel Load Accumulator ry)		
		MACM::MC	OV (Multiply and Accumulate with Parallel Store Accumulator Memory)		
		MAS::MAC	(Multiply and Subtract with Parallel Multiply and Accumulate)		
		MAS::MAS	(Parallel Multiply and Subtracts)		
		MAS::MPY	(Multiply and Subtract with Parallel Multiply)		
		MPY::MAC	(Multiply with Parallel Multiply and Accumulate)		
		MPY::MAS	(Multiply with Parallel Multiply and Subtract)		
		MPY::MPY	(Parallel Multiplies)		

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х

## Opcode

| 1000 0011 | XXXM MMYY | YMMM 00mm | uuDD DDg%

### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

### **Description**

This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle:

$$ACx = ACx + (Xmem * Cmem)$$
  
::  $ACy = ACy + (Ymem * Cmem)$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MAC uns(*AR3), uns(*CDP), AC0 :: MAC uns(*AR4), uns(*CDP), AC1	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the coefficient data pointer register (CDP) is added to the content of AC0. The result is stored in AC0. The product of the unsigned content addressed by AR4 and the unsigned content addressed by CDP is added to the content of AC1. The result is stored in AC1.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х

### Opcode

1000 0011 XXXM MMYY YMMM 10mm uuDD DDg%

# **Operands**

ACx, ACy, Cmem, Xmem, Ymem

#### **Description**


This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle:

$$ACx = (ACx >> #16) + (Xmem * Cmem)$$
  
::  $ACy = ACy + (Ymem * Cmem)$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx, which has been shifted to the right by 16 bits. The shifting operation is performed with a sign extension of source accumulator ACx(39).
- For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.



☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MAC uns(*AR3), uns(*CDP), AC0 >> #16 :: MAC uns(*AR4), uns(*CDP), AC1	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the coefficient data pointer register (CDP) is added to the content of AC0, which has been shifted to the right by 16 bits. The result is stored in AC0. The product of the unsigned content addressed by AR4 and the unsigned content addressed by CDP is added to the content of AC1. The result is stored in AC1.

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	No	4	1	Х

# **Opcode**

1000 0100 XXXM MMYY YMMM 11mm uuDD DDg%

# **Operands**

ACx, ACy, Cmem, Xmem, Ymem

#### Description

This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle:

$$ACx = (ACx >> #16) + (Xmem * Cmem)$$
  
::  $ACy = (ACy >> #16) + (Ymem * Cmem)$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- □ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator, which has been shifted to the right by 16 bits. The shifting operation is performed with a sign extension of source accumulator bit 39.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MAC uns(*AR3), uns(*CDP), AC0 >> #16 :: MAC uns(*AR4), uns(*CDP), AC1 >> #16	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the coefficient data pointer register (CDP) is added to the content of AC0, which has been shifted to the right by 16 bits. The result is stored in AC0. The product of the unsigned content addressed by AR4 and the unsigned content addressed by CDP is added to the content of AC1, which has been shifted to the right by 16 bits. The result is stored in AC1.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	<b>MAC</b> [R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: <b>MAC</b> [R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

#### Opcode

| 1111 | 1101 | AAAA | AAAI | 0001 | 01mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Smem

### **Description**

This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle. The operations are executed in the two D-unit MACs:

$$ACy = ACy + (Smem * HI(Cmem))$$
  
::  $ACx = ACx + (Smem * LO(Cmem))$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand HI(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC2 (this data is shared to MAC1 and MAC2). The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and an accumulation in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand LO(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.

SATD.

The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator.
Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
When an overflow is detected, the accumulator is saturated according to

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

## Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** FRCT, M40, RDM, SATD, SMUL Affected by

> Affects ACOVx, ACOVy

Repeat This instruction can be repeated.

# **Example**

Syntax	Description
MAC uns(*AR3-), uns(HI(*CDP+)), AC1 :: MAC uns(*AR3-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the lower part of CDP is added to the content of AC0. The result is stored in AC0. AR3 is decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

#### Execution

ACy+M40 (rnd (uns (Smem) [16:0] \*uns (HI (Cmem)) [16:0])) -> ACy ACx+M40(rnd(uns(Smem)[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

Before				After			
AC0	00	0000	8000	AC0	00	3F80	8000
XAR3		00	10FF	XAR3		00	10FE
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memory	Y						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	00	7F00	8000
Coeff memory	Y						
2000h			8000	2000h			8000

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx >> #16	No	4	1	Х

## Opcode

| 1111 | 1101 | AAAA | AAAI | 0010 | 00mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Smem

## Description

This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle. The operations are executed in the two D-unit MACs:

$$ACy = ACy + (Smem * HI(Cmem))$$
  
::  $ACx = (ACx >> #16) + (Smem * LO(Cmem))$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand HI(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC2 (this data is shared to MAC1 and MAC2). The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and an accumulation in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand LO(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

	Multiplication overflow detection depends on SMUL.
	For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
	For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx, which has been shifted to the right by 16 bits. The shifting operation is performed with a sign extension of source accumulator ACx(39).
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD.
	nis instruction provides the option to locally set M40 to 1 for the execution of e instruction, if the optional M40 keyword is applied to the instruction.
ar bu	or this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB uses are only connected to internal memory and not to external memory. To event the generation of a bus error, the Cmem operand must not be mapped

# Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

on external memory.

ACOVx, ACOVy Affects

Repeat This instruction can be repeated.

Syntax	Description
MAC uns(*AR3-), uns(HI(*CDP+)), AC1 :: MAC uns(*AR3-), uns(LO(*CDP+)), AC0 >> #16	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the lower part of CDP is added to the content of AC0, which has been shifted to the right by 16 bits. The result is stored in AC0. AR3 is decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

# MAC::MAC Parallel Multiply and Accumulates

## Execution

ACy+M40(rnd(uns(Smem)[16:0]\*uns(HI(Cmem))[16:0])) -> ACy (ACx>>#16)+M40(rnd(uns(Smem)[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

Before				After			
AC0	00	0800	0000	AC0	00	3F80	0800
XAR3		00	10FF	XAR3		00	10FE
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	00	7F80	8000
Coeff memor	У						
2000h			8000	2000h			8000

Instruction Set Descriptions

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy >> #16 :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx >> #16	No	4	1	Х

#### **Opcode**

| 1111 | 1101 | AAAA | AAAI | 0010 | 11mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Smem

## Description

This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle. The operations are executed in the two D-unit MACs:

$$ACy = (ACy >> #16) + (Smem * HI(Cmem))$$
  
::  $ACx = (ACx >> #16) + (Smem * LO(Cmem))$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand HI(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC2 (this data is shared to MAC1 and MAC2). The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and an accumulation in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand LO(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

	Multiplication overflow detection depends on SMUL.
	The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator, which has been shifted to the right by 16 bits. The shifting operation is performed with a sign extension of source accumulator bit 39.
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD.
Thi	s instruction provides the option to locally set M40 to 1 for the execution of

the instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

# Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> **Affects** ACOVx, ACOVy

Repeat This instruction can be repeated.

Syntax	Description
MAC uns(*AR3-), uns(HI(*CDP+)), AC1 >> #16 :: MAC uns(*AR3-), uns(LO(*CDP+)), AC0 >> #16	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1, which has been shifted to the right by 16 bits. The result is stored in AC1. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the lower part of CDP is added to the content of AC0, which has been shifted to the right by 16 bits. The result is stored in AC0. AR3 is decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

## Execution

 $(ACy> \#16) + M40 (rnd (uns (Smem) [16:0] * uns (HI (Cmem)) [16:0])) \ \ -> \ ACy$ (ACx>>#16)+M40(rnd(uns(Smem)[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

Before				After			
AC0	00	0800	0000	AC0	00	3F80	0800
XAR3		00	10FF	XAR3		00	10FE
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0800	0000	AC1	00	7F00	0800
Coeff memor	У						
2000h			8000	2000h			8000

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[7]	<b>MAC</b> [R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: <b>MAC</b> [R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

**Opcode** 

**Operands** 

ACx, ACy, Cmem, Lmem

Description

This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle. The operations are executed in the two D-unit MACs:

$$ACy = ACy + (HI(Lmem) * HI(Cmem))$$
  
::  $ACx = ACx + (LO(Lmem) * LO(Cmem))$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand HI(Lmem) and the content of data memory operand HI(Cmem). The data memory operand HI(Lmem) is addressed by DAGEN path X with the EA (effective address); the data, which can be assumed to be the higher part of long word memory data, is driven on data bus CDB and sign extended to 17 bits in the MAC2. The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA; the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and an accumulation in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand LO(Lmem) and the content of data memory operand LO(Cmem). The data memory operand LO(Lmem) is addressed by DAGEN path X with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word memory data, is driven on data bus DDB and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.

	If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
	Multiplication overflow detection depends on SMUL.
	The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator.
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD. $ \label{eq:saturated} % \begin{center} \end{center} % \begin{center} ce$
<del></del>	the state of the s

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

## Compatibility with C54x devices (C54CM = 1)

None.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

## **Example**

Syntax	Description
MAC uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 :: MAC uns(LO(*AR3-)), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by the higher part of AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by the lower part of AR3 and the unsigned content addressed by the lower part of CDP is added to the content of AC0. The result is stored in AC0. When AR3– is used with HI/LO, AR3 is decremented by 2. When CDP+ is used with HI/LO, CDP is incremented by 2.

#### Execution

```
ACy+M40(rnd(uns(HI(Lmem))[16:0]*uns(HI(Cmem))[16:0])) -> ACy
ACx+M40(rnd(uns(LO(Lmem))[16:0]*uns(LO(Cmem))[16:0])) -> ACx
```

# MAC::MAC Parallel Multiply and Accumulates

Before				After			
AC0	00	0000	8000	AC0	00	3F80	8000
XAR3		00	10FE	XAR3		00	10FC
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	00	7F80	8000
Data memory							
10FEh			FF00	10FEh			FF00
Coeff memor	У						
2000h			8000	2000h			8000

5-212 Instruction Set Descriptions SWPU067E

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[8]	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx >> #16	No	4	1	Х

#### Opcode

| 1111 | 1101 | AAAA | AAAI | 0110 | 00mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Lmem

### Description

This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle. The operations are executed in the two D-unit MACs:

```
ACy = ACy + (HI(Lmem) * HI(Cmem))
:: ACx = (ACx >> #16) + (LO(Lmem) * LO(Cmem))
```

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand HI(Lmem) and the content of data memory operand HI(Cmem). The data memory operand HI(Lmem) is addressed by DAGEN path X with the EA (effective address); the data, which can be assumed to be the higher part of long word memory data, is driven on data bus CDB and sign extended to 17 bits in the MAC2. The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA; the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and an accumulation in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand LO(Lmem) and the content of data memory operand LO(Cmem). The data memory operand LO(Lmem) is addressed by DAGEN path X with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word memory data, is driven on data bus DDB and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.

	If FRCT = 1	, the output of the multiplier is shifted to the left by 1 bit.
	Multiplication	n overflow detection depends on SMUL.
		operation, the 32-bit result of the multiplication is sign extended added to the source accumulator ACy.
	extended to been shifted	ond operation, the 32-bit result of the multiplication is sign 40 bits and added to the source accumulator ACx, which has to the right by 16 bits. The shifting operation is performed with asion of source accumulator ACx(39).
	_	performed according to RDM, if the optional rnd keyword is ne instruction.
		etection depends on M40. If an overflow is detected, the accumulator overflow status bit is set.
	When an over SATD.	verflow is detected, the accumulator is saturated according to
		provides the option to locally set M40 to 1 for the execution of f the optional M40 keyword is applied to the instruction.
and bus pre	d B2DB buse ses are only	ion, the Cmem operand is accessed through the BAB, BDB, s; on some C55xx-based devices, the BAB, BDB, and B2DB connected to internal memory and not to external memory. To eration of a bus error, the Cmem operand must not be mapped mory.
Co	mpatibility	with C54x devices (C54CM = 1)
Nor	ne.	
Affe	ected by	FRCT, M40, RDM, SATD, SMUL
Affe	ects	ACOVx, ACOVy
Thi	s instruction	can be repeated.

# Example

Repeat

**Status Bits** 

Syntax	Description
MAC uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 :: MAC uns(LO(*AR3-)), uns(LO(*CDP+)), AC0 >> #16	Both instructions are performed in parallel. The product of the unsigned content addressed by the higher part of AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by the lower part of AR3 and the unsigned content addressed by the lower part of CDP is added to the content of AC0, which has been shifted to the right by 16 bits. The result is stored in AC0. When AR3– is used with HI/LO, AR3 is decremented by 2. When CDP+ is used with HI/LO, CDP is incremented by 2.

## Execution

ACy+M40(rnd(uns(HI(Lmem))[16:0]\*uns(HI(Cmem))[16:0])) -> ACy (ACx>>#16)+M40(rnd(uns(LO(Lmem))[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

Before				After			
AC0	00	0800	8000	AC0	00	3F80	0800
XAR3		00	10FE	XAR3		00	10FC
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memory	Y						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	00	7F80	8000
Data memory							
10FEh			FF00	10FEh			FF00
Coeff memory	Y						
2000h			8000	2000h			8000

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[9]	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy >> #16 :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx >> #16	No	4	1	Х

**Opcode** 

| 1111 | 1101 | AAAA | AAAI | 0110 | 11mm | DDDD | uug%

**Operands** 

ACx, ACy, Cmem, Lmem

Description

This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle. The operations are executed in the two D-unit MACs:

$$ACy = (ACy >> #16) + (HI(Lmem) * HI(Cmem))$$
  
::  $ACx = (ACx >> #16) + (LO(Lmem) * LO(Cmem))$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand HI(Lmem) and the content of data memory operand HI(Cmem). The data memory operand HI(Lmem) is addressed by DAGEN path X with the EA (effective address); the data, which can be assumed to be the higher part of long word memory data, is driven on data bus CDB and sign extended to 17 bits in the MAC2. The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA; the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and an accumulation in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand LO(Lmem) and the content of data memory operand LO(Cmem). The data memory operand LO(Lmem) is addressed by DAGEN path X with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word memory data, is driven on data bus DDB and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.

If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
Multiplication overflow detection depends on SMUL.
The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator, which has been shifted to the right by 16 bits. The shifting operation is performed with a sign extension of source accumulator bit 39.
Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

# Compatibility with C54x devices (C54CM = 1)

None.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MAC uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 >> #16 :: MAC uns(LO(*AR3-)), uns(LO(*CDP+)), AC0 >> #16	Both instructions are performed in parallel. The product of the unsigned content addressed by the higher part of AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1, which has been shifted to the right by 16 bits. The result is stored in AC1. The product of the unsigned content addressed by lower part of AR3 and the unsigned content addressed by the lower part of CDP is added to the content of AC0, which has been shifted to the right by 16 bits. The result is stored in AC0. When AR3– is used with HI/LO, AR3 is decremented by 2. When CDP+ is used with HI/LO, CDP is incremented by 2.

## Execution

(ACy>>#16) +M40(rnd(uns(HI(Lmem))[16:0]\*uns(HI(Cmem))[16:0])) -> ACy
(ACx>>#16) +M40(rnd(uns(LO(Lmem))[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

Before				After			
AC0	00	0800	0000	AC0	00	3F80	0800
XAR3		00	10FE	XAR3		00	10FC
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0800	0000	AC1	00	7F80	0800
Data memory							
10FEh			FF00	10FEh			FF00
Coeff memor	У						
2000h			8000	2000h			8000

5-218 Instruction Set Descriptions

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[10]	MAC[R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx	No	5 (*)	1	Х

(\*) 1 LSB is allocated to instruction slot #2.

**Opcode** 

1001 0011 XXXM MMYY YMMM 00mm uuDD DDg%

**Operands** 

ACx, ACy, Cmem, Xmem, Ymem

Description

This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle. The operations are executed in the two D-unit MACs:

```
ACy = ACy + (Ymem * HI(Cmem))
:: ACx = ACx + (Xmem * LO(Cmem))
```

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the contents of data memory operand Ymem, extended to 17 bits, and the content of data memory operand HI(Cmem) which is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and an accumulation in the D-unit MAC1. The input operands of the multiplier are the contents of data memory operand Xmem, extended to 17 bits, and the content of data memory operand LO(Cmem) which is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

	Multiplication overflow detection depends on SMUL.
	The 32-bit result of the multiplication is sign extended to 40 bits.
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD.
	Because this instruction occupies both instruction slots #1 and #2, this can not be executed in parallel with other instructions.
	The Xmem operand can access the MMRs but the Ymem operand can not.
	is instruction provides the option to locally set M40 to 1 for the execution of instruction, if the optional M40 keyword is applied to the instruction.
and bus pre	r this instruction, the Cmem operand is accessed through the BAB, BDB, d B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB ses are only connected to internal memory and not to external memory. To event the generation of a bus error, the Cmem operand must not be mapped external memory.

# Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

> Affects ACOVx, ACOVy

Repeat This instruction can be repeated.

Syntax	Description
MAC uns(*AR3-), uns(HI(*CDP+)), AC1 :: MAC uns(*AR2-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by AR2 and the unsigned content addressed by the lower part of the CDP is added to the content of AC0. The result is stored in AC0. AR3 and AR2 are decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

## Execution

M40(rnd(ACx + uns(Xmem)[16:0] \* uns(LO(Cmem))[16:0])) -> ACx M40(rnd(ACy + uns(Ymem)[16:0] \* uns(HI(Cmem))[16:0])) -> ACy

Before After								
AC0	00	0000	8000	AC0	00	3F80	8000	
XAR2		00	10FE	XAR2		00	10FD	
XAR3		00	20FE	XAR3		00	20FD	
Data memory								
10FEh			FE00	10FEh			FE00	
XCDP		00	2000	XCDP		00	2002	
Coeff memor	У							
2001h			4000	2001h			4000	
AC1	00	0000	8000	AC1	00	7F80	8000	
Data memory								
20FEh			FF00	20FFh			FF00	
Coeff memory								
2000h			8000	2000h			8000	

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[11]	MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx >> #16	No	5 (*)	1	Х

(\*) 1 LSB is allocated to instruction slot #2.

#### **Opcode**

1001 0011 XXXM MMYY YMMM 10mm uuDD DDg%

## **Operands**

ACx, ACy, Cmem, Xmem, Ymem

#### **Description**

This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle. The operations are executed in the two D-unit MACs:

```
ACy = ACy + (HI(Ymem) * HI(Cmem))
:: ACx = (ACx >> #16) + (LO(Xmem) * LO(Cmem))
```

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the contents of data memory operand Ymem, extended to 17 bits, and the contents of data memory operand HI(Cmem) which is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and an accumulation in the D-unit MAC1. The input operands of the multiplier are the contents of data memory operand Xmem, extended to 17 bits, and the contents of data memory operand LO(Cmem) which is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

	j Multiplicati	on overflow detection depends on SMUL.						
	The 32-bit	The 32-bit result of the multiplication is sign extended to 40 bits.						
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.							
	_	verflow detection depends on M40. If an overflow is detected, the estination accumulator overflow status bit is set.						
	When an o	When an overflow is detected, the accumulator is saturated according to SATD.						
	Because this instruction occupies both instruction slots #1 and #2, this car not be executed in parallel with other instructions.							
	The Xmem operand can access the MMRs but the Ymem operand can not.							
		n provides the option to locally set M40 to 1 for the execution of if the optional M40 keyword is applied to the instruction.						
a b p	nd B2DB bus uses are only	etion, the Cmem operand is accessed through the BAB, BDB es; on some C55xx-based devices, the BAB, BDB, and B2DE connected to internal memory and not to external memory. To neration of a bus error, the Cmem operand must not be mapped emory.						
C	Compatibility	with C54x devices (C54CM = 1)						
Ν	lone.							
А	ffected by	FRCT, M40, RDM, SATD, SMUL, SXMD						
А	ffects	ACOVx, ACOVy						

# Example

Repeat

**Status Bits** 

Syntax	Description
MAC uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 :: MAC uns(LO(*AR2-)), uns(LO(*CDP+)), AC0 >> #16	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by AR2 and the unsigned content addressed by the lower part of the CDP is added to the content of AC0, which has been shifted to the right by 16 bits. The result is stored in AC0. AR3 and AR2 are decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

This instruction can be repeated.

## Execution

Before				After			
AC0	00	0800	8000	AC0	00	3F80	0800
XAR2		00	10FE	XAR2		00	10FD
XAR3		00	20FE	XAR3		00	20FD
Data memory							
10FEh			FE00	10FEh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	00	7F80	8000
Data memory							
20FEh			FF00	20FFh			FF00
Coeff memor	У						
2000h			8000	2000h			8000

24 Instruction Set Descriptions

# Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[12]	MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy >> #16 :: MAC[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx >> #16	No	5 (*)	1	Х

(\*) 1 LSB is allocated to instruction slot #2.

#### **Opcode**

#### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

#### **Description**

This instruction performs two parallel multiply and accumulate (MAC) operations in one cycle. The operations are executed in the two D-unit MACs:

```
ACy = (ACy >> #16) + (HI(Ymem) * HI(Cmem))
:: ACx = (ACx >> #16) + (LO(Xmem) * LO(Cmem))
```

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the contents of data memory operand Ymem, extended to 17 bits, and the content of data memory operand HI(Cmem) which is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and an addition in the D-unit MAC1. The input operands of the multiplier are the contents of data memory operand Xmem, extended to 17 bits, and the content of data memory operand LO(Cmem) which is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.

	If FRCT = '	1, the output of the multiplier is shifted to the left by 1 bit.					
	Multiplication overflow detection depends on SMUL.						
	The 32-bit result of the multiplication is sign extended to 40 bits.						
	Rounding is performed according to RDM, if the optional rnd keywo applied to the instruction.						
		letection depends on M40. If an overflow is detected, the accumulator overflow status bit is set.					
	☐ When an overflow is detected, the accumulator is saturated according SATD.						
	Because this instruction occupies both instruction slots #1 and #2, this ca not be executed in parallel with other instructions.						
	The Xmem not.	operand can access the MMRs but the Ymem operand can					
		provides the option to locally set M40 to 1 for the execution of if the optional M40 keyword is applied to the instruction.					
For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.							
Со	mpatibility	with C54x devices (C54CM = 1)					
No	ne.						
Affe	ected by	FRCT, M40, RDM, SATD, SMUL, SXMD					
Affe	ects	ACOVx, ACOVy					
Thi	This instruction can be repeated.						

# Repeat Example

**Status Bits** 

Syntax	Description
MAC uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 >> #16 :: MAC uns(LO(*AR2-)), uns(LO(*CDP+)), AC0 >> #16	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by AR2 and the unsigned content addressed by the lower part of the CDP is added to the content of AC0, which has been shifted to the right by 16 bits. The result is stored in AC0. AR3 and AR2 are decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

## Execution

```
M40(rnd((ACx >> #16) + uns(Xmem)[16:0] * uns(LO(Cmem))[16:0])) -> ACx
M40(rnd((ACy >> #16) + uns(Ymem)[16:0] * uns(HI(Cmem))[16:0])) -> ACy
```

Before				After				
AC0	00	0800	8000	AC0	00	3F80	0800	
XAR2		00	10FE	XAR2		00	10FD	
XAR3		00	20FE	XAR3		00	20FD	
Data memory								
10FEh			FE00	10FEh			FE00	
XCDP		00	2000	XCDP		00	2002	
Coeff memory	У							
2001h			4000	2001h			4000	
AC1	00	8000	0000	AC1	00	7F80	8000	
Data memory								
20FEh			FF00	20FFh			FF00	
Coeff memory								
2000h			8000	2000h			8000	

# MAC::MAS

# Multiply and Accumulate With Parallel Multiply and Subtract

### **Syntax Characteristics**

	- Characteristi			Parallel			
No.	Syntax			Enable Bit	Size	Cycles	Pipeline
[1]	MAC[R][40] [uns :: MAS[R][40] [u	No	4	1	Х		
[2]		MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy >> #16 :: MAS[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx				1	Х
[3]	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx			No	4	1	Х
[4]	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy >> #16 :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx			No	4	1	X
[5]		HI(Cmem)[)], ACy s(]LO(Cmem)[)], ACx	No	5	1	Х	
[6]	ACy >> #16	ns(]HI(Cmem)[)], [uns(]LO(Cmem)[)], ACx	No	5	1	X	
Description		accumulate (	tions perform two paralle MAC) and multiply and ne two D-unit MACs.	•		•	
Status Bits		Affected by	FRCT, M40, RDM, SA	ATD, SMUL			
		Affects	ACOVx, ACOVy				
See Also		See the follow	ving other related instruc	ctions:			

☐ AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract) ☐ MAC (Multiply and Accumulate) ☐ MAC::MAC (Parallel Multiply and Accumulates) ☐ MAC::MPY (Multiply and Accumulate with Parallel Multiply) ☐ MAS (Multiply and Subtract) ☐ MAS::MAC (Multiply and Subtract with Parallel Multiply and Accumulate)

☐ MAS::MAS (Parallel Multiply and Subtracts)

MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory)
MASM::MOV (Multiply and Subtract with Parallel Store Accumulator Content to Memory)
MAS::MPY (Multiply and Subtract with Parallel Multiply)
MPY::MAS (Multiply with Parallel Multiply and Subtract)

# Multiply and Accumulate With Parallel Multiply and Subtract

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>MAC</b> [R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: <b>MAS</b> [R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

#### Opcode

| 1111 | 1101 | AAAA | AAAI | 0001 | 10mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Smem

# **Description**

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC) and multiply and subtract (MAS). The operations are executed in the two D-unit MACs:

```
ACy = ACy + (Smem * HI(Cmem))
:: ACx = ACx - (Smem * LO(Cmem))
```

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand HI(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC2 (this data is shared to MAC1 and MAC2). The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and a subtraction in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand LO(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

	Multiplication overflow detection depends on SMUL.
	For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
	For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD.
Thi	s instruction provides the option to locally set M40 to 1 for the execution of

the instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

# Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects ACOVx, ACOVy

Repeat This instruction can be repeated.

## **Example**

Syntax	Description
MAC uns(*AR3-), uns(HI(*CDP+)), AC1 :: MAS uns(*AR3-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the lower part of CDP is subtracted from the content of AC0. The result is stored in AC0. AR3 is decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

#### Execution

```
ACy+M40(rnd(uns(Smem)[16:0]*uns(HI(Cmem))[16:0])) -> ACy
ACx-M40(rnd(uns(Smem)[16:0]*uns(LO(Cmem))[16:0])) -> ACx
```

# MAC::MAS Multiply and Accumulate With Parallel Multiply and Subtract

Before				After			
AC0	00	0000	8000	AC0	FF	C080	8000
XAR3		00	10FF	XAR3		00	10FE
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	00	7F00	8000
Coeff memor	У						
2000h			8000	2000h			8000

5-232 Instruction Set Descriptions SWPU067E

# Multiply and Accumulate With Parallel Multiply and Subtract

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	<b>MAC</b> [R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy >> #16 :: MAS[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

#### Opcode

| 1111 | 1101 | AAAA | AAAI | 0010 | 01mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Smem

#### Description

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC) and multiply and subtract (MAS). The operations are executed in the two D-unit MACs:

```
ACy = (ACy >> #16) + (Smem * HI(Cmem))
:: ACx = ACx - (Smem * LO(Cmem))
```

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand HI(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC2 (this data is shared to MAC1 and MAC2). The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and a subtraction in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand LO(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

	Multiplication	on overflow detection depends on SMUL.
	extended to been shifted	st operation, the 32-bit result of the multiplication is sign of 40 bits and added to the source accumulator ACy, which has do to the right by 16 bits. The shifting operation is performed with ansion of source accumulator ACy(39).
		cond operation, the 32-bit result of the multiplication is sign a 40 bits and subtracted from the source accumulator ACx.
	•	s performed according to RDM, if the optional rnd keyword is he instruction.
		letection depends on M40. If an overflow is detected, the accumulator overflow status bit is set.
	When an o	verflow is detected, the accumulator is saturated according to
		provides the option to locally set M40 to 1 for the execution of if the optional M40 keyword is applied to the instruction.
and bus pre	d B2DB buse ses are only	tion, the Cmem operand is accessed through the BAB, BDB, es; on some C55xx-based devices, the BAB, BDB, and B2DB connected to internal memory and not to external memory. To the learning of a bus error, the Cmem operand must not be mapped mory.
Со	mpatibility	with C54x devices (C54CM = 1)
No	ne.	
Affe	ected by	FRCT, M40, RDM, SATD, SMUL
Affe	ects	ACOVx, ACOVy
Thi	s instruction	can be repeated.

# Example

Repeat

**Status Bits** 

Syntax	Description
MAC uns(*AR3-), uns(HI(*CDP+)), AC1 >> #16 :: MAS uns(*AR3-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1, which has been shifted to the right by 16 bits. The result is stored in AC1. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the lower part of CDP is subtracted from the content of AC0. The result is stored in AC0. AR3 is decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

# Execution

(ACy>>#16) +M40 (rnd (uns (Smem) [16:0] \*uns (HI (Cmem)) [16:0])) -> ACy ACx-M40(rnd(uns(Smem)[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

Before				After			
AC0	00	0000	8000	AC0	FF	C080	8000
XAR3		00	10FF	XAR3		00	10FE
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0800	0000	AC1	00	7F00	0800
Coeff memor	У						
2000h			8000	2000h			8000

# Multiply and Accumulate With Parallel Multiply and Subtract

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

**Opcode** 

| 1111 | 1101 | AAAA | AAAI | 0101 | 10mm | DDDD | uug%

**Operands** 

ACx, ACy, Cmem, Lmem

**Description** 

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC) and multiply and subtract (MAS). The operations are executed in the two D-unit MACs:

```
ACy = ACy + (HI(Lmem) * HI(Cmem))
:: ACx = ACx - (LO(Lmem) * LO(Cmem))
```

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand HI(Lmem) and the content of data memory operand HI(Cmem). The data memory operand HI(Lmem) is addressed by DAGEN path X with the EA (effective address); the data, which can be assumed to be the higher part of long word memory data, is driven on data bus CDB and sign extended to 17 bits in the MAC2. The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA; the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and a subtraction in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand LO(Lmem) and the content of data memory operand LO(Cmem). The data memory operand LO(Lmem) is addressed by DAGEN path X with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word memory data, is driven on data bus DDB and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.

If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
Multiplication overflow detection depends on SMUL.
For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
When an overflow is detected, the accumulator is saturated according to SATD.
s instruction provides the option to locally set M40 to 1 for the execution of instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

# Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects ACOVx, ACOVy

Repeat This instruction can be repeated.

# Example

Syntax	Description
MAC uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 :: MAS uns(LO(*AR3-)), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by the higher part of AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by lower part of AR3 and the unsigned content addressed by the lower part of CDP is subtracted from the content of AC0. The result is stored in AC0. When AR3– is used with HI/LO, AR3 is decremented by 2. When CDP+ is used with HI/LO, CDP is incremented by 2.

# Execution

ACy+M40(rnd(uns(HI(Lmem))[16:0]\*uns(HI(Cmem))[16:0])) -> ACy
ACx-M40(rnd(uns(LO(Lmem))[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

Before				After			
AC0	00	0000	8000	AC0	FF	C080	8000
XAR3		00	10FE	XAR3		00	10FC
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	00	7F80	0000
Data memory							
10FEh			FF00	10FEh			FF00
Coeff memor	У						
2000h			8000	2000h			8000
2000h			8000	2000h			8000

5-238 Instruction Set Descriptions

# Multiply and Accumulate With Parallel Multiply and Subtract

### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy >> #16 :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

#### Opcode

| 1111 | 1101 | AAAA | AAAI | 0110 | 01mm | DDDD | uug%

### **Operands**

ACx, ACy, Cmem, Lmem

### Description

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC) and multiply and subtract (MAS). The operations are executed in the two D-unit MACs:

```
ACy = (ACy >> #16) + (HI(Lmem) * HI(Cmem))
:: ACx = ACx - (LO(Lmem) * LO(Cmem))
```

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand HI(Lmem) and the content of data memory operand HI(Cmem). The data memory operand HI(Lmem) is addressed by DAGEN path X with the EA (effective address); the data, which can be assumed to be the higher part of long word memory data, is driven on data bus CDB and sign extended to 17 bits in the MAC2. The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA; the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and a subtraction in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand LO(Lmem) and the content of data memory operand LO(Cmem). The data memory operand LO(Lmem) is addressed by DAGEN path X with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word memory data, is driven on data bus DDB and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.

	If FRCT = 1	1, the output of the multiplier is shifted to the left by 1 bit.
	Multiplication	on overflow detection depends on SMUL.
	extended to been shifted	st operation, the 32-bit result of the multiplication is sign to 40 bits and added to the source accumulator ACy, which has do not to the right by 16 bits. The shifting operation is performed with the notion of source accumulator ACy(39).
		cond operation, the 32-bit result of the multiplication is sign a 40 bits and subtracted from the source accumulator ACx.
	_	s performed according to RDM, if the optional rnd keyword is he instruction.
		letection depends on M40. If an overflow is detected, the accumulator overflow status bit is set.
	When an o	verflow is detected, the accumulator is saturated according to
		provides the option to locally set M40 to 1 for the execution of if the optional M40 keyword is applied to the instruction.
and bus pre	d B2DB buse ses are only	tion, the Cmem operand is accessed through the BAB, BDB, es; on some C55xx-based devices, the BAB, BDB, and B2DB connected to internal memory and not to external memory. To peration of a bus error, the Cmem operand must not be mapped mory.
Со	mpatibility	with C54x devices (C54CM = 1)
No	ne.	
Affe	ected by	FRCT, M40, RDM, SATD, SMUL
Affe	ects	ACOVx, ACOVy
Thi	s instruction	can be repeated.

**Status Bits** 

Repeat

# Example

Syntax	Description
MAC uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 >> #16 :: MAS uns(LO(*AR3-)), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by the higher part of AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1, which has been shifted to the right by 16 bits. The result is stored in AC1. The product of the unsigned content addressed by lower part of AR3 and the unsigned content addressed by the lower part of CDP is subtracted from the content of AC0. The result is stored in AC0. When AR3– is used with HI/LO, AR3 is decremented by 2. When CDP+ is used with HI/LO, CDP is incremented by 2.

# Execution

(ACy>>#16)+M40(rnd(uns(HI(Lmem))[16:0]\*uns(HI(Cmem))[16:0])) -> ACy ACx-M40(rnd(uns(LO(Lmem))[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

Before				After			
AC0	00	0000	8000	AC0	FF	C080	8000
XAR3		00	10FE	XAR3		00	10FC
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0800	0000	AC1	00	7F80	0800
Data memory							
10FEh			FF00	10FEh			FF00
Coeff memor	У						
2000h			8000	2000h			8000

# Multiply and Accumulate With Parallel Multiply and Subtract

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	<b>MAC</b> [R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy :: <b>MAS</b> [R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx	No	5 (*)	1	Х

(\*) 1 LSB is allocated to instruction slot #2.

## Opcode

1001 0011 XXXM MMYY YMMM 01mm uuDD DDg%

#### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

# Description

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC) and multiply and subtract (MAS). The operations are executed in the two D-unit MACs:

```
ACy = ACy + (Ymem * HI(Cmem))
:: ACx = ACx - (Xmem * LO(Cmem))
```

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the contents of data memory operand Ymem, extended to 17 bits, and the content of data memory operand HI(Cmem) which is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and a subtraction in the D-unit MAC1. The input operands of the multiplier are the contents of data memory operand Xmem, extended to 17 bits, and the content of data memory operand LO(Cmem) which is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

Multiplication overflow detection depends on SMUL.
The 32-bit result of the multiplication is sign extended to 40 bits.
Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
When an overflow is detected, the accumulator is saturated according to SATD.
Because this instruction occupies both instruction slots #1 and #2, this can not be executed in parallel with other instructions.
The Xmem operand can access the MMRs but the Ymem operand can not.
s instruction provides the option to locally set M40 to 1 for the execution of instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

# Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

> Affects ACOVx, ACOVy

Repeat This instruction can be repeated.

# **Example**

Syntax	Description
MAC uns(*AR3-), uns(HI(*CDP+)), AC1 :: MAS uns(*AR2-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by AR2 and the unsigned content addressed by the lower part of the CDP is subtracted from the content of AC0. The result is stored in AC0. AR3 and AR2 are decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

# Execution

M40(rnd(ACx - uns(Xmem)[16:0] \* uns(LO(Cmem))[16:0])) -> ACx
M40(rnd(ACy + uns(Ymem)[16:0] \* uns(HI(Cmem))[16:0])) -> ACy

Before			After		
ACO (	0000	8000	AC0	FF C080	8000
XAR2	00	10FE	XAR2	00	10FD
XAR3	00	20FE	XAR3	00	20FD
Data memory					
10FEh		FE00	10FEh		FE00
XCDP	00	2000	XCDP	00	2002
Coeff memory					
2001h		4000	2001h		4000
AC1	0000	8000	AC1	00 7F80	8000
Data memory					
20FEh		FF00	20FFh		FF00
Coeff memory					
2000h		8000	2000h		8000

5-244 Instruction Set Descriptions SWPU067E

# Multiply and Accumulate With Parallel Multiply and Subtract

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy >> #16 :: MAS[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx	No	5 (*)	1	Х

(\*) 1 LSB is allocated to instruction slot #2.

#### Opcode

# **Operands**

ACx, ACy, Cmem, Xmem, Ymem

# Description

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC) and multiply and subtract (MAS). The operations are executed in the two D-unit MACs:

```
ACy = (ACy >> #16) + (HI(Ymem) * HI(Cmem))
:: ACx = ACx - (LO(Xmem) * LO(Cmem))
```

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the contents of data memory operand Ymem, extended to 17 bits, and the content of data memory operand HI(Cmem) which is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and a subtraction in the D-unit MAC1. The input operands of the multiplier are the contents of data memory operand Xmem, extended to 17 bits, and the content of data memory operand LO(Cmem) which is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.

	If FRCT = 1	, the output of the multiplier is shifted to the left by 1 bit.
	Multiplication	on overflow detection depends on SMUL.
	The 32-bit r	esult of the multiplication is sign extended to 40 bits.
	•	s performed according to RDM, if the optional rnd keyword is ne instruction.
		etection depends on M40. If an overflow is detected, the accumulator overflow status bit is set.
	When an over SATD.	verflow is detected, the accumulator is saturated according to
		is instruction occupies both instruction slots #1 and #2, this can euted in parallel with other instructions.
	The Xmem not.	operand can access the MMRs but the Ymem operand can
		provides the option to locally set M40 to 1 for the execution of if the optional M40 keyword is applied to the instruction.
and bus pre	l B2DB buse ses are only o	ion, the Cmem operand is accessed through the BAB, BDB, as; on some C55xx-based devices, the BAB, BDB, and B2DB connected to internal memory and not to external memory. To eration of a bus error, the Cmem operand must not be mapped mory.
Co	mpatibility v	with C54x devices (C54CM = 1)
Noi	ne.	
Affe	ected by	FRCT, M40, RDM, SATD, SMUL, SXMD
Affe	ects	ACOVx, ACOVy
Thi	s instruction	can be repeated.

# Example

Repeat

**Status Bits** 

Syntax	Description
MAC uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 >> #16 :: MAS uns(LO(*AR2-)), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1, which has been shifted to the right by 16 bits. The result is stored in AC1. The product of the unsigned content addressed by AR2 and the unsigned content addressed by the lower part of the CDP is added to the content of AC0. The result is stored in AC0. AR3 and AR2 are decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

#### Execution

M40(rnd(ACx - uns(Xmem)[16:0] \* uns(LO(Cmem))[16:0])) -> ACx M40(rnd((ACy >> #16) + uns(Ymem)[16:0] \* uns(HI(Cmem))[16:0])) -> ACy

Before				After			
AC0	00	0000	8000	AC0	FF	C080	8000
XAR2		00	10FE	XAR2		00	10FD
XAR3		00	20FE	XAR3		00	20FD
Data memory							
10FEh			FE00	10FEh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memory	У						
2001h			4000	2001h			4000
AC1	00	0800	0000	AC1	00	7F80	8000
Data memory							
20FEh			FF00	20FFh			FF00
Coeff memory	У						
2000h			8000	2000h			8000

# MAC::MPY

# Multiply and Accumulate with Parallel Multiply

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]		uns(]Xmem[)], [uns(] [uns(]Ymem[)], [uns	No	4	1	Х	
[2]		uns(]Smem[)], [uns(] [uns(]Smem[)], [uns	No	4	1	Х	
[3]		uns(]Smem[)], [uns(] [uns(]Smem[)], [uns	No	4	1	Х	
[4]		uns(]HI(Lmem)[)], [ui [uns(]LO(Lmem)[)],	No	4	1	Х	
[5]	ACy >> #16	uns(]HI(Lmem)[)], [ui [uns(]LO(Lmem)[)],	ns(]HI(Cmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х
[6]	ACy >> #16	uns(]HI(Ymem)[)], [u [uns(]LO(Xmem)[)],	ns(]HI(Cmem)[)], [uns(]LO(Cmem)[)], ACx	No	5	1	Х
Descr	ription		tions perform two paralle MAC) and multiply. The o	•		-	
Status	s Bits	Affected by	FRCT, M40, RDM, SA	ATD, SMUL,	SXMD		
		Affects	ACOVx ACOVv				

MACS.

Status Bits

Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

See Also

See the following other related instructions:

AMAR::MAC (Modify Auxiliary Register Content with Parallel Multiply and Accumulate)

MAC (Multiply and Accumulate with Parallel Delay)

MAC::MAC (Parallel Multiply and Accumulates)

MAC::MAS (Multiply and Accumulate with Parallel Multiply and Subtract)

MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator)

from Memory)

MACM::MOV (Multiply and Accumulate with Parallel Store Accumulator Content to Memory)
MAS::MPY (Multiply and Subtract with Parallel Multiply)
MPY::MAC (Multiply with Parallel Multiply and Accumulate)
MPY::MAS (Multiply with Parallel Multiply and Subtract)

# Multiply and Accumulate With Parallel Multiply

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>MAC</b> [R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: <b>MPY</b> [R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х

#### **Opcode**

| 1000 0010 | XXXM MMYY | YMMM 01mm | uuDD DDg%

### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

# **Description**

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC) and multiply. The operations are executed in the two D-unit MACs:

$$ACx = ACx + (Xmem * Cmem)$$
  
::  $ACy = Ymem * Cmem$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

This second operation performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

Overflow	detection	depends	on	M40.	lf	an	overflow	is	detected,	the
destination	n accumu	lator overf	low	status	bi	it is	set.			

☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

### **Example**

Syntax	Description
MAC uns(*AR3), uns(*CDP), AC0 :: MPY uns(*AR4), uns(*CDP), AC1	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the coefficient data pointer register (CDP) is added to the content of AC0. The result is stored in AC0. The product of the unsigned content addressed by AR4 and the unsigned content addressed by CDP is stored in AC1.

# Multiply and Accumulate With Parallel Multiply

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

## Opcode

| 1111 | 1101 | AAAA | AAAI | 0000 | 10mm | DDDD | uug%

### **Operands**

ACx, ACy, Cmem, Smem

#### Description

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC) and multiply. The operations are executed in the two D-unit MACs:

```
ACy = ACy + (Smem * HI(Cmem))
:: ACx = Smem * LO(Cmem)
```

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand HI(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC2 (this data is shared to MAC1 and MAC2). The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand LO(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.

extended to 40 bits and added to the source accumulator ACy.
For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits.
Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

# Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects ACOVx, ACOVy

Repeat This instruction can be repeated.

# **Example**

Syntax	Description
MAC uns(*AR3-), uns(HI(*CDP+)), AC1 :: MPY uns(*AR3-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the lower part of CDP is stored in AC0. AR3 is decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

#### Execution

ACy+M40(rnd(uns(Smem)[16:0]\*uns(HI(Cmem))[16:0])) -> ACy M40(rnd(uns(Smem)[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

# MAC::MPY Multiply and Accumulate with Parallel Multiply

Before				After			
AC0	FF	8000	0000	AC0	00	3F80	0000
XAR3		00	10FF	XAR3		00	10FE
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	00	7F00	8000
Coeff memor	У						
2000h			8000	2000h			8000

5-254 Instruction Set Descriptions SWPU067E

# Multiply and Accumulate With Parallel Multiply

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	<b>MAC</b> [R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy >> #16 :: MPY[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

#### **Opcode**

| 1111 | 1101 | AAAA | AAAI | 0010 | 10mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Smem

### **Description**

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC) and multiply. The operations are executed in the two D-unit MACs:

```
ACy = (ACy >> #16) + (Smem * HI(Cmem))
:: ACx = Smem * LO(Cmem)
```

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand HI(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC2 (this data is shared to MAC1 and MAC2). The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand LO(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

The content of the memory location is zero extended to 17 bits, if the
optional uns keyword is applied to the input operand.

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.

	extended to 40 bits and added to the source accumulator ACy, which has been shifted to the right by 16 bits. The shifting operation is performed with a sign extension of source accumulator ACy(39).
	For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits.
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
_	When an overflow is detected, the accumulator is saturated according to SATD

For the first operation, the 32-bit result of the multiplication is sign

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

# Compatibility with C54x devices (C54CM = 1)

None.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

# Example

Syntax	Description
MAC uns(*AR3-), uns(HI(*CDP+)), AC1 >> #16 :: MPY uns(*AR3-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1, which has been shifted to the right 16 bits. The result is stored in AC1. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the lower part of CDP is stored in AC0. AR3 is decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

# Execution

(ACy>>#16) +M40 (rnd (uns (Smem) [16:0] \*uns (HI (Cmem)) [16:0])) -> ACy M40(rnd(uns(Smem)[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

Before After							
AC0	FF	8000	0000	AC0	00	3F80	0000
XAR3		00	10FF	XAR3		00	10FE
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0800	0000	AC1	00	7F00	0800
Coeff memor	У						
2000h			8000	2000h			8000

# Multiply and Accumulate With Parallel Multiply

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

**Opcode** 

**Operands** 

ACx, ACy, Cmem, Lmem

Description

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC) and multiply. The operations are executed in the two D-unit MACs:

```
ACy = ACy + (HI(Lmem) * HI(Cmem))
:: ACx = LO(Lmem) * LO(Cmem)
```

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand HI(Lmem) and the content of data memory operand HI(Cmem). The data memory operand HI(Lmem) is addressed by DAGEN path X with the EA (effective address); the data, which can be assumed to be the higher part of long word memory data, is driven on data bus CDB and sign extended to 17 bits in the MAC2. The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA; the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand LO(Lmem) and the content of data memory operand LO(Cmem). The data memory operand LO(Lmem) is addressed by DAGEN path X with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word memory data, is driven on data bus DDB and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.

		If FRCT = 1	, the output of the multiplier is shifted to the left by 1 bit.				
		Multiplicatio	on overflow detection depends on SMUL.				
			st operation, the 32-bit result of the multiplication is sign a 40 bits and added to the source accumulator ACy.				
		For the sec	cond operation, the 32-bit result of the multiplication is sign a 40 bits.				
		_	s performed according to RDM, if the optional rnd keyword is he instruction.				
			etection depends on M40. If an overflow is detected, the accumulator overflow status bit is set.				
		When an ov SATD.	verflow is detected, the accumulator is saturated according to				
		nis instruction provides the option to locally set M40 to 1 for the execution of e instruction, if the optional M40 keyword is applied to the instruction.					
	and bus prev	B2DB buse es are only o	tion, the Cmem operand is accessed through the BAB, BDB, es; on some C55xx-based devices, the BAB, BDB, and B2DB connected to internal memory and not to external memory. To eration of a bus error, the Cmem operand must not be mapped mory.				
	Coi	mpatibility v	with C54x devices (C54CM = 1)				
	Nor	ne.					
Status Bits	Affe	ected by	FRCT, M40, RDM, SATD, SMUL				
	Affe	ects	ACOVx, ACOVy				
Repeat	This	s instruction	can be repeated.				
Evenne							

# Example

Syntax	Description
MAC uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 :: MPY uns(LO(*AR3-)), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by the higher part of AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by the lower part of AR3 and the unsigned content addressed by the lower part of CDP is stored in AC0. When AR3– is used with HI/LO, AR3 is decremented by 2. When CDP+ is used with HI/LO, CDP is incremented by 2.

# Execution

ACy+M40(rnd(uns(HI(Lmem))[16:0]\*uns(HI(Cmem))[16:0])) -> ACy
M40(rnd(uns(LO(Lmem))[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

Before				After			
AC0	FF	8000	0000	AC0	00	3F80	0000
XAR3		00	10FE	XAR3		00	10FC
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	00	7F80	8000
Data memory							
10FEh			FF00	10FEh			FF00
Coeff memory							
2000h			8000	2000h			8000

Instruction Set Descriptions

5-260

# Multiply and Accumulate With Parallel Multiply

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy >> #16 :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	X

#### Opcode

| 1111 | 1101 | AAAA | AAAI | 0110 | 10mm | DDDD | uug%

### **Operands**

ACx, ACy, Cmem, Lmem

### Description

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC) and multiply. The operations are executed in the two D-unit MACs:

```
ACy = (ACy >> #16) + (HI(Lmem) * HI(Cmem))
:: ACx = LO(Lmem) * LO(Cmem)
```

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand HI(Lmem) and the content of data memory operand HI(Cmem). The data memory operand HI(Lmem) is addressed by DAGEN path X with the EA (effective address); the data, which can be assumed to be the higher part of long word memory data, is driven on data bus CDB and sign extended to 17 bits in the MAC2. The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA; the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand LO(Lmem) and the content of data memory operand LO(Cmem). The data memory operand LO(Lmem) is addressed by DAGEN path X with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word memory data, is driven on data bus DDB and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.

	If FRCT = 1	I, the output of the multiplier is shifted to the left by 1 bit.						
	Multiplication	on overflow detection depends on SMUL.						
	extended to been shifted	st operation, the 32-bit result of the multiplication is sign o 40 bits and added to the source accumulator ACy, which has d to the right by 16 bits. The shifting operation is performed with nsion of source accumulator ACy(39).						
	For the sec	cond operation, the 32-bit result of the multiplication is sign a 40 bits.						
	•	s performed according to RDM, if the optional rnd keyword is he instruction.						
		etection depends on M40. If an overflow is detected, the accumulator overflow status bit is set.						
	When an o	verflow is detected, the accumulator is saturated according to						
		provides the option to locally set M40 to 1 for the execution of if the optional M40 keyword is applied to the instruction.						
For this instruction, the Cmem operand is accessed through the BAB, BE and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2 buses are only connected to internal memory and not to external memory. prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.								
Co	mpatibility	with C54x devices (C54CM = 1)						
Noi	ne.							
Affe	ected by	FRCT, M40, RDM, SATD, SMUL						
Affe	ects	ACOVx, ACOVy						
This instruction can be repeated.								

**Status Bits** 

Repeat

# **Example**

Syntax	Description
MAC uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 >> #16 :: MPY uns(LO(*AR3-)), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by the higher part of AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1, which has been shifted to the right 16 bits. The result is stored in AC1. The product of the unsigned content addressed by the lower part of AR3 and the unsigned content addressed by the lower part of CDP is stored in AC0. When AR3– is used with HI/LO, AR3 is decremented by 2. When CDP+ is used with HI/LO, CDP is incremented by 2.

# Execution

(ACy>>#16)+M40(rnd(uns(HI(Lmem))[16:0]\*uns(HI(Cmem))[16:0])) -> ACy  $\label{eq:main_main_section} \mbox{M40(rnd(uns(LO(Lmem))[16:0]*uns(LO(Cmem))[16:0]))} \ \ \ -> \ \ \mbox{ACx}$ 

Before				After			
AC0	FF	8000	0000	AC0	00	3F80	0000
XAR3		00	10FE	XAR3		00	10FC
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memory	Y						
2001h			4000	2001h			4000
AC1	00	0800	0000	AC1	00	7F80	0800
Data memory							
10FEh			FF00	10FEh			FF00
Coeff memory	Y						
2000h			8000	2000h			8000

### Multiply and Accumulate With Parallel Multiply

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy >> #16 :: MPY[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx	No	5 (*)	1	Х

(\*) 1 LSB is allocated to instruction slot #2.

Opcode

**Operands** 

ACx, ACy, Cmem, Xmem, Ymem

**Description** 

This instruction performs two parallel operations in one cycle: multiply and accumulate (MAC) and multiply. The operations are executed in the two D-unit MACs:

The first operation performs a multiplication and an accumulation in the D-unit MAC2. The input operands of the multiplier are the contents of data memory operand Ymem, extended to 17 bits, and the content of data memory operand HI(Cmem) which is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication in the D-unit MAC1. The input operands of the multiplier are the contents of data memory operand Xmem, extended to 17 bits, and the content of data memory operand LO(Cmem) which is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.

	If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
	Multiplication overflow detection depends on SMUL.
	The 32-bit result of the multiplication is sign extended to 40 bits.
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD.
	Because this instruction occupies both instruction slots #1 and #2, this can not be executed in parallel with other instructions.
	The Xmem operand can access the MMRs but the Ymem operand can not.
Thi	s instruction provides the option to locally set M40 to 1 for the execution of

the instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

#### Compatibility with C54x devices (C54CM = 1)

None.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MAC uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 >> #16 :: MPY uns(LO(*AR2-)), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is added to the content of AC1, which has been shifted to the right by 16 bits. The result is stored in AC1. The product of the unsigned content addressed by AR2 and the unsigned content addressed by the lower part of the CDP is stored in AC0. AR3 and AR2 are decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

#### Execution

M40(rnd(uns(Xmem) [16:0] \* uns(LO(Cmem)) [16:0])) -> ACx
M40(rnd((ACy >> #16) + uns(Ymem) [16:0] \* uns(HI(Cmem)) [16:0])) -> ACy

Before				After			
AC0	FF	8000	0000	AC0	00	3F80	0000
XAR2		00	10FE	XAR2		00	10FD
XAR3		00	20FE	XAR3		00	20FD
Data memory							
10FEh			FE00	10FEh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memory	7						
2001h			4000	2001h			4000
AC1	00	0800	0000	AC1	00	7F80	8000
Data memory							
20FEh			FF00	20FFh			FF00
Coeff memory	7						
2000h			8000	2000h			8000

5-266 Instruction Set Descriptions

#### MACM::MOV

Multiply and Accumulate with Parallel Load Accumulator from Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MACM[R] [T3 = ]Xmem, Tx, ACx :: MOV Ymem << #16, ACy	No	4	1	Х

#### **Opcode**

| 1000 0110 | XXXM MMYY | YMMM DDDD | 101x ssU%

#### **Operands**

ACx, ACy, Tx, Xmem, Ymem

#### Description

This instruction performs two operations in parallel: multiply and accumulate (MAC) and load:

$$ACx = ACx + (Tx * Xmem)$$
  
::  $ACy = Ymem << #16$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of data memory operand Xmem, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- When an addition overflow is detected, the accumulator is saturated according to SATD.
- This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

The second operation loads the content of data memory operand Ymem, which has been shifted to the left by 16 bits, to accumulator ACy.

☐ The input operand is sign extended to 40 bits according to SXMD.

	☐ The shift opera	ation is equivalent to the signed shift instruction.			
	☐ The input oper	The input operand is shifted to the left by 16 bits according to M40.			
	Compatibility with	h C54x devices (C54CM = 1)			
	When this instructi	on is executed with M40 = 0, compatibility is ensured.			
Status Bits	Affected by FF	RCT, M40, RDM, SATD, SMUL, SXMD			
	Affects AC	COVx, ACOVy			
Repeat	This instruction ca	n be repeated.			
See Also	See the following of	other related instructions:			
	AMAR::MAC ( Accumulate)	Modify Auxiliary Register Content with Parallel Multiply and			
	☐ MAC (Multiply	MAC (Multiply and Accumulate)			
	☐ MACMZ (Multi	ply and Accumulate with Parallel Delay)			
	☐ MAC::MAC (P	arallel Multiply and Accumulates)			
	☐ MAC::MPY (M	ultiply and Accumulate with Parallel Multiply)			
	MACM::MOV ( Content to Me	(Multiply and Accumulate with Parallel Store Accumulator mory)			
	MASM::MOV ( Memory)	Multiply and Subtract with Parallel Load Accumulator from			
	☐ MPY::MAC (M	ultiply with Parallel Multiply and Accumulate)			
	☐ MAC::MAS (M	ultiply and Accumulate with Parallel Multiply and Subtract)			
	☐ MPY::MAS (M	ultiply with Parallel Multiply and Subtract)			
Example					
1 -					

Syntax	Description
MACM *AR3, T0, AC0 :: MOV *AR4 << #16, AC1	Both instructions are performed in parallel. The product of the content addressed by AR3 and the content of T0 is added to the content of AC0. The result is stored in AC0. The content addressed by AR4 shifted to the left by 16 bits is stored in AC1.

## MACM::MOV

Multiply and Accumulate with Parallel Store Accumulator Content to Memory

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>MACM</b> [R] [T3 = ]Xmem, Tx, ACy :: <b>MOV HI(</b> ACx << <b>T2)</b> , Ymem	No	4	1	Х

#### **Opcode**

1000 0111 XXXM MMYY YMMM SSDD 001x ssU%

## **Operands**

ACx, ACy, Tx, Xmem, Ymem

#### **Description**

This instruction performs two operations in parallel: multiply and accumulate (MAC) and store:

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of data memory operand Xmem, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.
- This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

The second operation shifts the accumulator ACx by the content of T2 and stores ACx(31-16) to data memory operand Ymem. If the 16-bit value in T2 is not within -32 to +31, the shift is saturated to -32 or +31 and the shift is performed with this value.

- ☐ The input operand is shifted in the D-unit shifter according to SXMD.
- After the shift, the high part of the accumulator, ACx(31–16), is stored to the memory location.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When this instruction is executed with C54CM = 1, the 6 LSBs of T2 determine the shift quantity. The 6 LSBs of T2 define a shift quantity within -32 to +31. When the 16-bit value in T2 is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

☐ If the SST bit = 1 and the SXMD bit = 0, then the saturate and uns keywords are applied to the instruction regardless of the optional keywords selected by the user, with the following syntax: ACy = rnd(ACy + (Tx \* Xmem)),Ymem = HI(saturate(uns(ACx << T2))) [,T3 = Xmem] ☐ If the SST bit = 1 and the SXMD bit = 1, then only the saturate keyword is applied to the instruction regardless of the optional keywords selected by the user, with the following syntax: ACy = rnd(ACy + (Tx \* Xmem)),Ymem = HI(saturate(ACx << T2)) [,T3 = Xmem] Affected by C54CM, FRCT, M40, RDM, SATD, SMUL, SST, SXMD Affects **ACOVy** This instruction can be repeated. See the following other related instructions:

**Status Bits** 

Repeat

See Also

- ☐ AMAR::MAC (Modify Auxiliary Register Content with Parallel Multiply and Accumulate)
- ☐ MACMZ (Multiply and Accumulate with Parallel Delay)
- MAC::MAC (Parallel Multiply and Accumulates)
- ☐ MAC::MPY (Multiply and Accumulate with Parallel Multiply)
- MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator) from Memory)
- MASM::MOV (Multiply and Subtract with Parallel Store Accumulator Content to Memory)
- ☐ MPY::MAC (Multiply with Parallel Multiply and Accumulate)
- ☐ MAC::MAS (Multiply and Accumulate with Parallel Multiply and Subtract)

☐ MPY::MAS (Multiply with Parallel Multiply and Subtract)

Syntax	Description
MACM *AR3, T0, AC0 :: MOV HI(AC1 << T2), *AR4	Both instructions are performed in parallel. The product of the content addressed by AR3 and the content of T0 is added to the content of AC0. The
	result is stored in AC0. The content of AC1 is shifted by the content of T2, and AC1(31–16) is stored at the address of AR4.

## MANT::NEXP

#### Compute Mantissa and Exponent of Accumulator Content

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MANT ACx, ACy :: NEXP ACx, Tx	Yes	3	1	X2

#### **Opcode**

0001 000E DDSS 1001 xxdd xxxx

### **Operands**

ACx, ACy, Tx

#### Description

This instruction computes the exponent and mantissa of the source accumulator ACx. The computation of the exponent and the mantissa is executed in the D-unit shifter. The exponent is computed and stored in the temporary register Tx. The A-unit is used to make the move operation. The mantissa is stored in the accumulator ACy.

The exponent is a signed 2s-complement value in the -31 to 8 range. The exponent is computed by calculating the number of leading bits in ACx and subtracting this value from 8. The number of leading bits is the number of shifts to the MSBs needed to align the accumulator content on a signed 40-bit representation.

The mantissa is obtained by aligning the ACx content on a signed 32-bit representation. The mantissa is computed and stored in ACy.

- ☐ The shift operation is performed on 40 bits.
  - When shifting to the LSBs, bit 39 of ACx is extended to bit 31.
  - When shifting to the MSBs, 0 is inserted at bit position 0.
- ☐ If ACx is equal to 0, Tx is loaded with 8000h.

This instruction produces in Tx the opposite result than computed by the Compute Exponent of Accumulator Content instruction (page 5-157).

**Status Bits** 

Affected by none

Affects none

Repeat

This instruction can be repeated.

See Also

See the following other related instructions:

☐ EXP (Compute Exponent of Accumulator Content)

## Example 1

Syntax	Description
MANT AC0, AC1	The exponent is computed by subtracting the number of leading bits in the content of
:: NEXP AC0, T1	AC0 from 8. The exponent value is a signed 2s-complement value in the -31 to 8
	range and is stored in T1. The mantissa is computed by aligning the content of AC0
	on a signed 32-bit representation. The mantissa value is stored in AC1.

Before				After			
AC0	21	0A0A	0A0A	AC0	21	0A0A	0A0A
AC1	FF	${\tt FFFF}$	F001	AC1	00	4214	1414
T1			0000	T1			0007

Syntax	Description
MANT AC0, AC1 :: NEXP AC0, T1	The exponent is computed by subtracting the number of leading bits in the content of AC0 from 8. The exponent value is a signed 2s-complement value in the –31 to 8 range and is stored in T1. The mantissa is computed by aligning the content of AC0 on a signed 32-bit representation. The mantissa value is stored in AC1.

Before				After			
AC0	00	E804	0000	AC0	00	E804	0000
AC1	FF	${\tt FFFF}$	F001	AC1	00	7402	0000
T1			0000	T1			0001

### MAS

#### Multiply and Subtract

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAS[R] Tx, [ACx,] ACy	Yes	2	1	Х
[2]	MASM[R] [T3 = ]Smem, Cmem, ACx	No	3	1	X
[3]	MASM[R] [T3 = ]Smem, [ACx,] ACy	No	3	1	X
[4]	MASM[R] [T3 = ]Smem, Tx, [ACx,] ACy	No	3	1	X
[5]	<b>MASM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	No	4	1	Х
[6]	MAS[R] Smem, uns(Cmem), ACx	No	3	1	X

## Description This instruction performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are: ☐ ACx(32–16) ☐ The content of Tx, sign extended to 17 bits ☐ The content of a memory location (Smem), sign extended to 17 bits ☐ The content of a data memory operand Cmem, addressed using the coefficient addressing mode and sign extended to 17 bits ☐ The content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Ymem, extended to 17 bits **Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD Affects ACOVx, ACOVy See Also See the following other related instructions: ☐ AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract) ☐ MAS::MAC (Multiply and Subtract with Parallel Multiply and Accumulate) ☐ MAS::MAS (Parallel Multiply and Subtracts)

☐ MAS::MPY (Multiply and Subtract with Parallel Multiply)

MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory)
MASM::MOV (Multiply and Subtract with Parallel Store Accumulator Content to Memory)

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAS[R] Tx, [ACx,] ACy	Yes	2	1	Х
Opcod	e	010	01 01	.1E DDS	S ss1%
Onoro:	ACV ACV TV				

Operands ACx, ACy, Tx

**Description** This instruction performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are ACx(32–16) and the content of Tx, sign extended to 17 bits:

ACy = ACy - (ACx \* Tx)

☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

☐ Multiplication overflow detection depends on SMUL.

☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACy.

Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.

☐ When an overflow is detected, the accumulator is saturated according to SATD.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects **ACOVy**

Repeat This instruction can be repeated.

Syntax	Description
MASR T1, AC0, AC1	The product of the content of AC0 and the content of T1 is subtracted from the
	content of AC1. The result is rounded and stored in AC1.

Before				After			
AC0	00	EC00	0000	AC0	00	EC00	0000
AC1	00	3400	0000	AC1	00	1680	0000
T1			2000	T1			2000
M40			0	M40			0
ACOV1			0	ACOV1			0
FRCT			0	FRCT			0

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MASM[R] [T3 = ]Smem, Cmem, ACx	No	3	1	Х

### **Opcode**

1101 0001 AAAA AAAI U%DD 10mm

#### **Operands**

ACx, Cmem, Smem

#### **Description**

This instruction performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of a memory location (Smem), sign extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and sign extended to 17 bits:

ACx = ACx - (Smem \* Cmem)

- If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects ACOVx

Repeat This instruction can be repeated.

Syntax	Description
	The product of the content addressed by AR1 and the content addressed by the coefficient data pointer register (CDP) is subtracted from the content of AC2. The result is rounded and stored in AC2.

Before				After			
AC2	00	EC00	0000	AC2	00	EC01	0000
AR1			0302	AR2			0302
CDP			0202	CDP			0202
302			FE00	302			FE00
202			0040	202			0040
ACOV2			0	ACOV2			1
SATD			0	SATD			0
RDM			0	RDM			0
FRCT			0	FRCT			0

## **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline			
[3]	MASM[R] [T3 =	19m	om [ACv] Ad			No No	3	1	X			
[2]	WASWINJ [13 =	Join	em, [ACX,] A			INU	3	'				
Opcode	e				1101	0010 AA	AA AA	AI U%D	D 01SS			
Operar	nds	AC	x, ACy, Sme	em								
Description			This instruction performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are ACx(32–16) and the content of a memory location (Smem), sign extended to 17 bits:									
		ACy = ACy - (Smem * ACx)										
			If FRCT =	1, the output of	the mul	tiplier is shift	ed to t	he left by	1 bit.			
		☐ Multiplication overflow detection depends on SMUL.										
		☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACy.										
		☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.										
		☐ Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.										
		When an overflow is detected, the accumulator is saturated according to SATD.							ccording to			
This instruction provides the option to s Smem in temporary register T3.					store the 16	-bit da	ta memoi	y operand				
		Compatibility with C54x devices (C54CM = 1)										
		Wh	nen this instr	uction is execu	ted with	M40 = 0, cc	mpatib	oility is en	sured.			
Status	Bits	Aff	ected by	FRCT, M40, R	RDM, SA	ATD, SMUL						
		Aff	ects	ACOVy								
Repeat		This instruction can be repeated.										

Syntax	Description
MASM *AR3, AC1, AC0	The product of the content addressed by AR3 and the content of AC1 is subtracted from the content of AC0. The result is stored in AC0.

## **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline		
[4]	MASM[R] [T3 =	]Sm	em, Tx, [ACx	,] ACy		No	3	1	Х		
Opcod	е				1101	0101 AA	AA AA	AI U%I	D ssSS		
Opera	nds	AC	x, ACy, Sme	em, Tx							
Description		Th 17	This instruction performs a multiplication and a subtraction in the D-unit The input operands of the multiplier are the content of Tx, sign extend 17 bits, and the content of a memory location (Smem), sign extend 17 bits:						xtended to		
		AC	ACy = ACx - (Tx * Smem)  If FRCT = 1, the output of the multiplier is shifted to the left by 1					1 bit.			
		Multiplication overflow detection depends on SMUL.									
			☐ The 32-bit result of the multiplication is sign extended to 40 bits a subtracted from the source accumulator ACx.					0 bits and			
		Rounding is performed according to RDM, if the optional R keywork applied to the instruction.					keyword is				
			Overflow detection depends on M40. If an overflow is detected destination accumulator overflow status bit (ACOVy) is set.					ected, the			
		When an overflow is detected, the accumulator is saturate SATD.					urated a	rated according to			
		This instruction provides the option to Smem in temporary register T3.				o store the 16-bit data memory operand					
		Compatibility with C54x devices (C				C54CM = 1)					
		When this instruction is executed with				h M40 = 0, compatibility is ensured.					
Status	Bits	Aff	ected by	FRCT, M40, F	RDM, SA	ATD, SMUL					
		Aff	Affects ACOVy								
Repeat	t	This instruction can be repeated.			ed.						

Syntax	Description
MASM *AR3, T0, AC1, AC0	The product of the content addressed by AR3 and the content of T0 is subtracted from the content of AC1. The result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	<b>MASM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	No	4	1	Х

#### **Opcode**

| 1000 0110 | XXXM MMYY | YMMM SSDD | 011g uuU%

#### **Operands**

ACx, ACy, Xmem, Ymem

#### **Description**

This instruction performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Ymem, extended to 17 bits:

$$ACy = ACx - (Xmem * Ymem)$$

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Affected by FRCT, M40, RDM, SATD, SMUL, SXMD **Status Bits** 

> Affects ACOVy

Repeat This instruction can be repeated.

Syntax	Description
MASM uns(*AR2+), uns(*AR3+), AC3	The product of the unsigned content addressed by AR2 and the unsigned content addressed by AR3 is subtracted from the content of AC3. The result is stored in AC3. AR2 and AR3 are both incremented by 1.

Before		After	
AC3	00 2300 EC00	AC3	FF B3E0 EC00
AR2	302	AR2	303
AR3	202	AR3	203
ACOV3	0	ACOV3	0
302	FE00	302	FE00
202	7000	202	7000
FRCT	0	FRCT	0

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	MAS[R] Smem, uns(Cmem), ACx	No	3	1	Х

#### **Opcode**

1101 0000 AAAA AAAI 0%DD 11mm

#### **Operands**

ACx, Cmem, Smem

#### **Description**

This instruction performs a multiplication and a subtraction in the D-unit MAC1. The input operands of the multiplier are the content of a data memory location (Smem) and the content of a data memory operand (Cmem):

ACx = ACx - (Smem \* uns(Cmem))

#### Note:

The uns keyword is mandatory for this instruction.

The data memory operand Smem is addressed by DAGEN path X by using the Smem addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The another data memory operand Cmem is addressed by DAGEN path C by using the coefficient addressing mode, driven on data bus BDB, and extended to 17 bits with filling zeros in the MAC1.

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

This instruction can be applied to compute the intermediate multiplication result and subtraction from the other partial result of double precision arithmetic and to free up one DAGEN operator (DAGEN path Y) for store instruction with enabling parallelism.

### Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects **ACOV**x

Repeat This instruction can be repeated.

### **Example**

Syntax	Description
MAS *AR3-, uns(*CDP+), AC0	The product of the content addressed by AR3 and the unsigned content addressed by the coefficient data pointer register (CDP) is subtracted from the content of AC0. The result is stored in AC0. AR3 is decremented by 1 and CDP is incremented by 1.

#### Execution

rnd(ACx+(Smem)[16:0]\*uns(Cmem)[16:0]) -> ACx

Before					After					
AC0	00	0000	8000		AC0		00	0100	8000	
XAR3		00	1001		XAR3			00	1000	
Data memory										
1001h			FE00		1001h				FE00	
XCDP		00	2000		XCDP			00	2001	
Coeff memor	У									
2000h			8000		2000h				8000	

## MAS::MAC

## Multiply and Subtract with Parallel Multiply and Accumulate

## **Syntax Characteristics**

No.	Syntax					arallel able Bit	Size	Cycles	Pipeline	
[1]	MAS[R][40] [un :: MAC[R][40] [			Cmem[)], ACx s(]Cmem[)], ACy		No	4	1	Х	
[2] MAS[R][40] [uns :: MAC[R][40] [u				Cmem[)], ACx s(]Cmem[)], ACy >>	#16	No	4	1	Х	
[3]	[3] MAS[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], A				<	No	4	1	Х	
[4]				ns(]HI(Cmem)[)], AC , [uns(]LO(Cmem)[)],	у	No	4	1	Х	
Description		sul	otract (MAS	ons perform two pa ) and multiply and e two D-unit MACs	daccum			-		
Status	Bits	Affected by FRCT, M40, RDM, SATD, SMUL, SXMD								
		Affects ACOVx, ACOVy								
See Al	so	See the following other related instructions:								
		<ul> <li>AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply Subtract)</li> </ul>					lultiply and			
		☐ MAS (Multiply and Subtract)								
		☐ MAS::MAS (Parallel Multiply and Subtracts)								
		☐ MAS::MPY (Multiply and Subtract with Parallel Multiply)								
			MASM::MO Memory)	DV (Multiply and Sเ	ubtract w	ith Paral	lel Loa	d Accum	ulator from	
		☐ MASM::MOV (Multiply and Subtract with Parallel Store Accumulator								

Content to Memory)

### Multiply and Subtract with Parallel Multiply and Accumulate

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х

#### **Opcode**

1000 0011 XXXM MMYY YMMM 01mm uuDD DDg%

#### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

#### Description

This instruction performs two parallel operations in one cycle: multiply and subtract (MAS) and multiply and accumulate (MAC). The operations are executed in the two D-unit MACs:

$$ACx = ACx - (Xmem * Cmem)$$
  
::  $ACy = ACy + (Ymem * Cmem)$ 

The first operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.

- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

7 f + 0 x

**Status Bits** 

Affected by FRC

FRCT, M40, RDM, SATD, SMUL, SXMD

Affects

ACOVx, ACOVy

### Repeat

This instruction can be repeated.

## **Example**

Poforo

Syntax	Description
MASR40 uns(*AR0), uns(*CDP), AC0 :: MACR40 uns(*AR1), uns(*CDP), AC1	Both instructions are performed in parallel. The product of the unsigned content addressed by AR0 and the unsigned content addressed by the coefficient data pointer register (CDP) is subtracted from the content of AC0. The result is rounded and stored in AC0. The product of the unsigned content addressed by AR1 and the unsigned content addressed by CDP is added to the content of AC1. The result is rounded and stored in AC1.

регоге				Arter				
AC0	00	6900	0000	AC0	00	486B	0000	
AC1	00	0023	0000	AC1	00	95E3	0000	
*AR0			3400	*AR0			3400	
*AR1			EF00	*AR1			EF00	
*CDP			A067	*CDP			A067	
ACOV0			0	ACOV0			0	
ACOV1			0	ACOV1			0	
CARRY			0	CARRY			0	
FRCT			0	FRCT			0	
	AC0 AC1 *AR0 *AR1 *CDP ACOV0 ACOV1 CARRY	AC0 00 AC1 00 *AR0 *AR1 *CDP ACOV0 ACOV1 CARRY	AC0 00 6900 AC1 00 0023 *AR0 *AR1 *CDP ACOV0 ACOV1 CARRY	AC0 00 6900 0000 AC1 00 0023 0000 *AR0 3400 *AR1 EF00 *CDP A067 ACOV0 0 ACOV1 0 CARRY 0	AC0 00 6900 0000 AC0 AC1 00 0023 0000 AC1 *AR0 3400 *AR0 *AR1 EF00 *AR1 *CDP A067 *CDP ACOVO 0 ACOVO ACOV1 0 ACOV1 CARRY 0 CARRY	ACO 00 6900 0000 ACO 00 AC1 00 AC1 00 *ARO *ARO *AR1 *CDP ACOVO ACOVO ACOVO ACOVO CARRY O CARRY	ACO 00 6900 0000 ACO 00 486B AC1 00 0023 0000 AC1 00 95E3 *ARO 3400 *ARO *AR1 EF00 *AR1 *CDP A067 *CDP ACOVO 0 ACOVO ACOV1 0 ACOV1 CARRY 0 CARRY	ACO 00 6900 0000 ACO 00 486B 0000 AC1 00 0023 0000 AC1 00 95E3 0000 *ARO 3400 *ARO 3400 *ARI EF00 *ARI EF00 *ACDP A067 ACOVO 0

#### Multiply and Subtract with Parallel Multiply and Accumulate

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	No	4	1	Х

#### **Opcode**

1000 0100 XXXM MMYY YMMM 00mm uuDD DDg%

#### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

#### Description


This instruction performs two parallel operations in one cycle: multiply and subtract (MAS) and multiply and accumulate (MAC). The operations are executed in the two D-unit MACs:

$$ACx = ACx - (Xmem * Cmem)$$
  
::  $ACy = (ACy >> #16) + (Ymem * Cmem)$ 

The first operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.



☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MAS uns(*AR3), uns(*CDP), AC0 :: MAC uns(*AR4), uns(*CDP), AC1 >> #16	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the coefficient data pointer register (CDP) is subtracted from the content of AC0. The result is stored in AC0. The product of the unsigned content addressed by AR4 and the unsigned content addressed by CDP is added to the content of AC1, which has been shifted to the right by 16 bits. The result is stored in AC1.

#### Multiply and Subtract with Parallel Multiply and Accumulate

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MAS[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

#### **Opcode**

| 1111 | 1101 | AAAA | AAAI | 0001 | 11mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Smem

#### Description

This instruction performs two parallel operations in one cycle: multiply and subtract (MAS) and multiply and accumulate (MAC). The operations are executed in the two D-unit MACs:

```
ACy = ACy - (Smem * HI(Cmem))
:: ACx = ACx + (Smem * LO(Cmem))
```

The first operation performs a multiplication and a subtraction in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand HI(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC2 (this data is shared to MAC1 and MAC2). The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and an accumulation in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand LO(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

Multiplication overflow detection depends on SMUL.
For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACy.
For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
When an overflow is detected, the accumulator is saturated according to SATD. $ \label{eq:saturated} % \begin{center} \end{center} % \begin{center} ce$
s instruction provides the option to locally set M40 to 1 for the execution of instruction, if the optional M40 keyword is applied to the instruction

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped

on external memory.

#### Compatibility with C54x devices (C54CM = 1)

None.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

#### **Example**

Syntax	Description
MAS uns(*AR3-), uns(HI(*CDP+)), AC1 :: MAC uns(*AR3-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is subtracted from the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the lower part of CDP is added to the content of AC0. The result is stored in AC0. AR3 is decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

#### Execution

ACy-M40(rnd(uns(Smem) [16:0] \*uns(HI(Cmem)) [16:0])) -> ACy
ACx+M40(rnd(uns(Smem) [16:0] \*uns(LO(Cmem)) [16:0])) -> ACx

Before				After			
AC0	00	0000	8000	AC0	00	3F80	8000
XAR3		00	10FF	XAR3		00	10FE
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memory	Y						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	FF	8100	8000
Coeff memory	Y						
2000h			8000	2000h			8000

#### Multiply and Subtract with Parallel Multiply and Accumulate

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MAS[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

#### **Opcode**

| 1111 | 1101 | AAAA | AAAI | 0101 | 11mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Lmem

#### **Description**

This instruction performs two parallel operations in one cycle: multiply and subtract (MAS) and multiply and accumulate (MAC). The operations are executed in the two D-unit MACs:

```
ACy = ACy - (HI(Lmem) * HI(Cmem))
:: ACx = ACx + (LO(Lmem) * LO(Cmem))
```

The first operation performs a multiplication and a subtraction in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand HI(Lmem) and the content of data memory operand HI(Cmem). The data memory operand HI(Lmem) is addressed by DAGEN path X with the EA (effective address); the data, which can be assumed to be the higher part of long word memory data, is driven on data bus CDB and sign extended to 17 bits in the MAC2. The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA; the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and an accumulation in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand LO(Lmem) and the content of data memory operand LO(Cmem). The data memory operand LO(Lmem) is addressed by DAGEN path X with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word memory data, is driven on data bus DDB and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.

	If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
	Multiplication overflow detection depends on SMUL.
	For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACy.
	For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD.
	s instruction provides the option to locally set M40 to 1 for the execution of instruction, if the optional M40 keyword is applied to the instruction.
For	this instruction, the Cmem operand is accessed through the BAB, BDB,

and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped

on external memory.

### Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects ACOVx, ACOVy

Repeat This instruction can be repeated.

Syntax	Description
MAS uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 :: MAC uns(LO(*AR3-)), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by the higher part of AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is subtracted from the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by the lower part of AR3 and the unsigned content addressed by the lower part of CDP is added to the content of AC0. The result is stored in AC0. When AR3– is used with HI/LO, AR3 is decremented by 2. When CDP+ is used with HI/LO, CDP is incremented by 2.

#### Execution

5-296

ACy-M40(rnd(uns(HI(Lmem))[16:0]\*uns(HI(Cmem))[16:0])) -> ACy
ACx+M40(rnd(uns(LO(Lmem))[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

Before				After			
AC0	00	0000	8000	AC0	00	3F80	8000
XAR3		00	10FE	XAR3		00	10FC
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	FF	8080	8000
Data memory							
10FEh			FF00	10FEh			FF00
Coeff memor	У						
2000h			8000	2000h			8000

Instruction Set Descriptions SWPU067E

## MAS::MAS

# Parallel Multiply and Subtracts

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline			
[1]			em[)], [uns(]Cmem[)], ACx mem[)], [uns(]Cmem[)], ACy	No	4	1	Х			
[2]			em[)], [uns(]HI(Cmem)[)], ACy mem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	X			
[3]			.mem)[)], [uns(]HI(Cmem)[)], ACy O(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	X			
[4]			/mem)[)], [uns(]HI(Cmem)[)], ACy O(Xmem)[)], [uns(]LO(Cmem)[)], ACx	No	5	1	Х			
Description			ese instructions perform two parations in one cycle. The operation				, ,			
Status Bits			Affected by FRCT, M40, RDM, SATD, SMUL, SXMD							
,			Affects ACOVx, ACOVy							
See A	lso	See the following other related instructions:								
			<ul> <li>AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract)</li> </ul>							
			MAC::MAC (Parallel Multiply and	Accumulates	s)					
			MAS (Multiply and Subtract)							
			MAS:: MAC (Multiply and Subtrac	t with Paralle	l Multip	oly and Ad	ccumulate)			
			MAS::MPY (Multiply and Subtract	with Paralle	l Multip	oly)				
			MASM::MOV (Multiply and Subtra Memory)	act with Paral	lel Loa	d Accum	ulator from			
			MASM::MOV (Multiply and Subt Content to Memory)	tract with Pa	arallel	Store Ad	ccumulator			
			MPY::MPY (Parallel Multiplies)							

### Parallel Multiply and Subtracts

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х

#### **Opcode**

1000 0101 XXXM MMYY YMMM 01mm uuDD DDg%

#### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

#### **Description**

This instruction performs two parallel multiply and subtract (MAS) operations in one cycle. The operations are executed in the two D-unit MACs:

$$ACx = ACx - (Xmem * Cmem)$$
  
::  $ACy = ACy - (Ymem * Cmem)$ 

The first operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

The second operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator.
- □ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
MAS uns(*AR3), uns(*CDP), AC0 :: MAS uns(*AR4), uns(*CDP), AC1	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the coefficient data pointer register (CDP) is subtracted from the content of AC0. The result is stored in AC0. The product of the unsigned content addressed by AR4 and the unsigned content addressed by CDP is subtracted from the content of AC1. The result is stored in AC1.

# Parallel Multiply and Subtracts

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	<b>MAS</b> [R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: <b>MAS</b> [R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

### Opcode

| 1111 | 1101 | AAAA | AAAI | 0011 | 00mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Smem

### Description

This instruction performs two parallel multiply and subtract (MAS) operations in one cycle. The operations are executed in the two D-unit MACs:

```
ACy = ACy - (Smem * HI(Cmem))
:: ACx = ACx - (Smem * LO(Cmem))
```

The first operation performs a multiplication and a subtraction in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand HI(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC2 (this data is shared to MAC1 and MAC2). The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and a subtraction in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand LO(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.

	The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator.
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD.
Thi	s instruction provides the option to locally set M40 to 1 for the execution of

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

### Compatibility with C54x devices (C54CM = 1)

None.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

### **Example**

Syntax	Description
MAS uns(*AR3-), uns(HI(*CDP+)), AC1 :: MAS uns(*AR3-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is subtracted from the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the lower part of CDP is subtracted from the content of AC0. The result is stored in AC0. AR3 is decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

#### Execution

```
ACy-M40(rnd(uns(Smem)[16:0]*uns(HI(Cmem))[16:0])) -> ACy
ACx-M40(rnd(uns(Smem)[16:0]*uns(LO(Cmem))[16:0])) -> ACx
```

# MAS::MAS Parallel Multiply and Subtracts

Before				After			
AC0	00	0000	8000	AC0	FF	C080	8000
XAR3		00	10FF	XAR3		00	10FE
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	FF	8100	8000
Coeff memor	У						
2000h			8000	2000h			8000

5-302 Instruction Set Descriptions SWPU067E

## Parallel Multiply and Subtracts

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MAS[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

#### Opcode

| 1111 | 1101 | AAAA | AAAI | 0111 | 00mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Lmem

#### Description

This instruction performs two parallel multiply and subtract (MAS) operations in one cycle. The operations are executed in the two D-unit MACs:

$$ACy = ACy - (HI(Lmem) * HI(Cmem))$$
  
::  $ACx = ACx - (LO(Lmem) * LO(Cmem))$ 

The first operation performs a multiplication and a subtraction in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand HI(Lmem) and the content of data memory operand HI(Cmem). The data memory operand HI(Lmem) is addressed by DAGEN path X with the EA (effective address); the data, which can be assumed to be the higher part of long word memory data, is driven on data bus CDB and sign extended to 17 bits in the MAC2. The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA; the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and a subtraction in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand LO(Lmem) and the content of data memory operand LO(Cmem). The data memory operand LO(Lmem) is addressed by DAGEN path X with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word memory data, is driven on data bus DDB and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

	Multiplication overflow detection depends on SMUL.
	The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator.
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD. $ \label{eq:saturated} % \begin{center} \end{center} % \begin{center} ce$
	s instruction provides the option to locally set M40 to 1 for the execution of instruction, if the optional M40 keyword is applied to the instruction.
and bus	this instruction, the Cmem operand is accessed through the BAB, BDB, B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB ses are only connected to internal memory and not to external memory. To vent the generation of a bus error, the Cmem operand must not be mapped

# Compatibility with C54x devices (C54CM = 1)

None.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

on external memory.

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

# **Example**

Syntax	Description
MAS uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 :: MAS uns(LO(*AR3-)), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by the higher part of AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is subtracted from the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by the lower part of AR3 and the unsigned content addressed by the lower part of CDP is subtracted from the content of AC0. The result is stored in AC0. When AR3— is used with HI/LO, AR3 is decremented by 2. When CDP+ is used with HI/LO, CDP is incremented by 2.

#### Execution

```
ACy-M40(rnd(uns(HI(Lmem))[16:0]*uns(HI(Cmem))[16:0])) -> ACy
ACx-M40(rnd(uns(LO(Lmem))[16:0]*uns(LO(Cmem))[16:0])) -> ACx
```

Before				After			
AC0	00	0000	8000	AC0	FF	C080	8000
XAR3		00	10FE	XAR3		00	10FC
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memory	Y						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	FF	8080	8000
Data memory							
10FEh			FF00	10FEh			FF00
Coeff memory	Y						
2000h			8000	2000h			8000

# Parallel Multiply and Subtracts

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MAS[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx	No	5 (*)	1	Х

(\*) 1 LSB is allocated to instruction slot #2.

**Opcode** 

**Operands** 

ACx, ACy, Cmem, Xmem, Ymem

**Description** 

This instruction performs two parallel multiply and subtraction (MAS) operations in one cycle. The operations are executed in the two D-unit MACs:

```
ACy = ACy - (HI(Ymem) * HI(Cmem))
:: ACx = ACx - (LO(Xmem) * LO(Cmem))
```

The first operation performs a multiplication and a subtraction in the D-unit MAC2. The input operands of the multiplier are the contents of data memory operand Ymem, extended to 17 bits, and the content of data memory operand HI(Cmem) which is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and a subtraction in the D-unit MAC1. The input operands of the multiplier are the contents of data memory operand Xmem, extended to 17 bits, and the content of data memory operand LO(Cmem) which is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

	Multiplication	on overflow detecti	on depends	on SMUL.				
	The 32-bit r	esult of the multip	lication is sig	n extended to	40 bits.			
	•	s performed according the instruction.	ding to RDM	, if the optional	rnd keyword is			
		etection depends accumulator overf			detected, the			
	When an ov	erflow is detected	l, the accumu	ulator is saturat	ed according to			
		is instruction occup cuted in parallel wi			and #2, this can			
	The Xmem not.	operand can acce	ess the MMR	s but the Yme	m operand can			
This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.								
For this instruction, the Cmem operand is accessed through the BAB, BDB and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DE buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.								
Co	mpatibility (	with C54x device	s (C54CM =	1)				
Noi	ne.							
Affe	ected by	FRCT, M40, RDM	л, SATD, SM	UL, SXMD				
Affe	ects	ACOVx, ACOVy						
This instruction can be repeated.								

# Example

Repeat

**Status Bits** 

Syntax	Description
MAS uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 :: MAS uns(LO(*AR2-)), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is subtracted from the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by AR2 and the unsigned content addressed by the lower part of the CDP is subtracted from the content of AC0. The result is stored in AC0. AR3 and AR2 are decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

### Execution

M40(rnd(ACx - uns(Xmem) [16:0] \* uns(LO(Cmem)) [16:0])) -> ACx
M40(rnd(ACy - uns(Ymem) [16:0] \* uns(HI(Cmem)) [16:0])) -> ACy

Before				After			
AC0	00	0000	8000	AC0	FF	C080	8000
XAR2		00	10FE	XAR2		00	10FD
XAR3		00	20FE	XAR3		00	20FD
Data memory							
10FEh			FE00	10FEh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	FF	8080	8000
Data memory							
20FEh			FF00	20FFh			FF00
Coeff memor	У						
2000h			8000	2000h			8000

5-308 Instruction Set Descriptions

**Parallel** 

# MAS::MPY

# Multiply and Subtract with Parallel Multiply

# **Syntax Characteristics**

No.	Syntax				Enable Bit	Size	Cycles	Pipeline
[1]	MAS[R][40] [uns( :: MPY[R][40] [un				No	4	1	Х
[2]	MAS[R][40] [uns( :: MPY[R][40] [un			(Cmem)[)], ACy LO(Cmem)[)], ACx	No	4	1	X
[3]				(]HI(Cmem)[)], ACy uns(]LO(Cmem)[)], ACx	No	4	1	X
Descr	<b>Description</b> These instructions perform two particles subtract (MAS) and multiply. The of MACs.				•		•	
Status	Bits	Aff	ected by	FRCT, M40, RDM, SA	ATD, SMUL,	SXMD		
		Aff	ects	ACOVx, ACOVy				
See A	lso	Se	e the followir	ng other related instruc	ctions:			
			AMAR::MA Subtract)	S (Modify Auxiliary Re	gister Conten	t with F	Parallel M	lultiply and
			MAC::MAS	(Multiply and Accumul	late with Para	allel Mu	ultiply and	d Subtract)
			MAC::MPY	(Multiply and Accumu	late with Par	allel M	ultiply)	
			MAS (Multi	ply and Subtract)				
			MAS::MAC	(Multiply and Subtract	with Parallel	Multip	ly and Ad	ccumulate)
			MAS::MAS	(Parallel Multiply and	Subtracts)			
			MASM::MC Memory)	OV (Multiply and Subtra	ct with Paral	el Loa	d Accumi	ulator from
			MASM::MC Content to	DV (Multiply and Subt Memory)	ract with Pa	arallel	Store Ad	ccumulator

# Multiply and Subtract With Parallel Multiply

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х

### **Opcode**

| 1000 0010 | XXXM MMYY | YMMM 10mm | uuDD DDg%

### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

## **Description**

This instruction performs two parallel operations in one cycle: multiply and subtract (MAS) and multiply. The operations are executed in the two D-unit MACs:

$$ACx = ACx - (Xmem * Cmem)$$
  
::  $ACy = Ymem * Cmem$ 

The first operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

The second operation performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.

- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

#### **Example**

Syntax	Description
MAS uns(*AR3), uns(*CDP), AC0 :: MPY uns(*AR4), uns(*CDP), AC1	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the coefficient data pointer register (CDP) is subtracted from the content of AC0. The result is stored in AC0. The product of the unsigned content addressed by AR4 and the unsigned content addressed by CDP is stored in AC1.

# Multiply and Subtract With Parallel Multiply

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MAS[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

### Opcode

| 1111 | 1101 | AAAA | AAAI | 0001 | 00mm | DDDD | uug%

### **Operands**

ACx, ACy, Cmem, Smem

### Description

This instruction performs two parallel operations in one cycle: multiply and subtract (MAS) and multiply. The operations are executed in the two D-unit MACs:

```
ACy = ACy - (Smem * HI(Cmem))
:: ACx = Smem * LO(Cmem)
```

The first operation performs a multiplication and a subtraction in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand HI(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC2 (this data is shared to MAC1 and MAC2). The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand LO(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

The content of the memory location is zero extended to 17 bits, if the
optional uns keyword is applied to the input operand.

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.

For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACy.
For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits.
Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

# Compatibility with C54x devices (C54CM = 1)

None.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

# **Example**

Syntax	Description
MAS uns(*AR3-), uns(HI(*CDP+)), AC1 :: MPY uns(*AR3-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is subtracted from the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the lower part of CDP is stored in AC0. AR3 is decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

#### Execution

ACy-M40(rnd(uns(Smem) [16:0] \*uns(HI(Cmem)) [16:0])) -> ACy
M40(rnd(uns(Smem) [16:0] \*uns(LO(Cmem)) [16:0])) -> ACx

# MAS::MPY Multiply and Subtract With Parallel Multiply

Before			After		
AC0	FF 800	0000	AC0	00 3F80	0000
XAR3	0	10FF	XAR3	00	10FE
Data memory	•				
10FFh		FE00	10FFh		FE00
XCDP	0	2000	XCDP	00	2002
Coeff memor	Ϋ́				
2001h		4000	2001h		4000
AC1	00 000	0008	AC1	FF 8100	8000
Coeff memor	Ϋ́				
2000h		8000	2000h		8000

5-314 Instruction Set Descriptions SWPU067E

# Multiply and Subtract With Parallel Multiply

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MAS[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

**Opcode** 

| 1111 | 1101 | AAAA | AAAI | 0101 | 00mm | DDDD | uug%

**Operands** 

ACx, ACy, Cmem, Lmem

Description

This instruction performs two parallel operations in one cycle: multiply and subtract (MAS) and multiply. The operations are executed in the two D-unit MACs:

```
ACy = ACy - (HI(Lmem) * HI(Cmem))
:: ACx = LO(Lmem) * LO(Cmem)
```

The first operation performs a multiplication and a subtraction in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand HI(Lmem) and the content of data memory operand HI(Cmem). The data memory operand HI(Lmem) is addressed by DAGEN path X with the EA (effective address); the data, which can be assumed to be the higher part of long word memory data, is driven on data bus CDB and sign extended to 17 bits in the MAC2. The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA; the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand LO(Lmem) and the content of data memory operand LO(Cmem). The data memory operand LO(Lmem) is addressed by DAGEN path X with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word memory data, is driven on data bus DDB and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.

☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit. Multiplication overflow detection depends on SMUL. For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACy. For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits. Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction. Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set. ☐ When an overflow is detected, the accumulator is saturated according to SATD. This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction. For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory. Compatibility with C54x devices (C54CM = 1) None. Affected by FRCT, M40, RDM, SATD, SMUL Affects ACOVx, ACOVy This instruction can be repeated.

## Example

Repeat

**Status Bits** 

Syntax	Description
MAS uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 :: MPY uns(LO(*AR3-)), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by the higher part of AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is subtracted from the content of AC1. The result is stored in AC1. The product of the unsigned content addressed by the lower part of AR3 and the unsigned content addressed by the lower part of CDP is stored in AC0. When AR3— is used with HI/LO, AR3 is decremented by 2. When CDP+ is used with HI/LO, CDP is incremented by 2.

### Execution

ACy-M40(rnd(uns(HI(Lmem))[16:0]\*uns(HI(Cmem))[16:0])) -> ACy M40(rnd(uns(LO(Lmem))[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

Before				After			
AC0	FF	8000	0000	AC0	00	3F80	0000
XAR3		00	10FE	XAR3		00	10FC
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	00	0000	8000	AC1	FF	8080	8000
Data memory							
10FEh			FF00	10FEh			FF00
Coeff memor	У						
2000h			8000	2000h			8000

# MASM::MOV

Multiply and Subtract with Parallel Load Accumulator from Memory

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MASM[R] [T3 = ]Xmem, Tx, ACx :: MOV Ymem << #16, ACy	No	4	1	Х

**Opcode** 

1000 0110 XXXM MMYY YMMM DDDD 100x ssU%

**Operands** 

ACx, ACy, Tx, Xmem, Ymem

Description

This instruction performs two operations in parallel: multiply and subtract (MAS) and load:

$$ACx = ACx - (Tx * Xmem)$$
  
::  $ACy = Ymem << #16$ 

The first operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of data memory operand Xmem, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

The second operation loads the content of data memory operand Ymem, which has been shifted to the left by 16 bits, into the accumulator ACy.

☐ The input operand is sign extended to 40 bits according to SXMD.

	The shift or	operation is equivalent to the signed shift instruction.				
	☐ The input operand is shifted to the left by 16 bits according to M40.					
Co	mpatibility	with C54x devices (C54CM = 1)				
Wh	nen this instr	truction is executed with M40 = 0, compatibility is ensured.				
Aff	ected by	FRCT, M40, RDM, SATD, SMUL, SXMD				
Aff	ects	ACOVx, ACOVy				
Thi	is instruction	n can be repeated.				
See the following other related instructions:						
	AMAR::MA Subtract)	AS (Modify Auxiliary Register Content with Parallel Multiply and				
	MACM::MC from Memo	IOV (Multiply and Accumulate with Parallel Load Accumulator nory				
	MAS (Multi	tiply and Subtract)				
	MAS::MAC	C (Multiply and Subtract with Parallel Multiply and Accumulate)				
	MAS::MAS	S (Parallel Multiply and Subtracts)				
	MAS::MPY	Y (Multiply and Subtract with Parallel Multiply)				
	MASM::MC Content to	OV (Multiply and Subtract with Parallel Store Accumulator Memory)				
	Whatff Afff The See	☐ The input  Compatibility  When this instruction  Affected by  Affects  This instruction  See the follow  ☐ AMAR::M  Subtract)  ☐ MACM::M  from Mem  ☐ MAS (Multiple)  ☐ MAS::MA  ☐ MAS::MA  ☐ MAS::MA				

# Example

Syntax	Description
:: MOV *AR4 << #16, AC1	Both instructions are performed in parallel. The product of the content addressed by AR3 and the content of T0 is subtracted from the content of AC0. The result is stored in AC0. The content addressed by AR4, which has been shifted to the left by 16 bits, is stored in AC1.

# MASM::MOV

Multiply and Subtract with Parallel Store Accumulator Content to Memory

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MASM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	No	4	1	Х

## **Opcode**

1000 0111 XXXM MMYY YMMM SSDD 010x ssU%

# **Operands**

ACx, ACy, Tx, Xmem, Ymem

# **Description**

This instruction performs two operations in parallel: multiply and subtract (MAS) and store:

$$ACy = rnd(ACy - (Tx * Xmem))$$
  
:: Ymem = HI(ACx << T2) [,T3 = Xmem]

The first operation performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of data memory operand Xmem, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACy.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

The second operation shifts the accumulator ACx by the content of T2 and stores ACx(31-16) to data memory operand Ymem. If the 16-bit value in T2 is not within -32 to +31, the shift is saturated to -32 or +31 and the shift is performed with this value.

- ☐ The input operand is shifted in the D-unit shifter according to SXMD.
- ☐ After the shift, the high part of the accumulator, ACx(31–16), is stored to the memory location.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When this instruction is executed with C54CM = 1, the 6 LSBs of T2 determine the shift quantity. The 6 LSBs of T2 define a shift quantity within -32 to +31. When the 16-bit value in T2 is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

☐ If the SST bit = 1 and the SXMD bit = 0, then the saturate and uns keywords are applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

ACy = rnd(ACy - (Tx \* Xmem)) Ymem = HI(saturate(uns(ACx << T2))) [,T3 = Xmem]

☐ If the SST bit = 1 and the SXMD bit = 1, then only the saturate keyword is applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

ACy = rnd(ACy - (Tx \* Xmem))

Ymem = HI(saturate(ACx << T2)) [,T3 = Xmem]

Status Bits Affected by C54CM, FRCT, M40, RDM, SATD, SMUL, SST, SXMD

Affects ACOVy

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

AMAR::MAS (Modify Auxiliary Register Content with Parallel Multiply and Subtract)

MACM::MOV (Multiply and Accumulate with Parallel Store Accumulator Content to Memory)

MAS (Multiply and Subtract)

MAS::MAC (Multiply and Subtract with Parallel Multiply and Accumulate)

MAS::MAS (Parallel Multiply and Subtracts)

☐ MAS::MPY (Multiply and Subtract with Parallel Multiply)

 MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory)

#### Example

Syntax	Description
MASM *AR3, T0, AC0, :: MOV HI(AC1 << T2), *AR4	Both instructions are performed in parallel. The product of the content addressed by AR3 and the content of T0 is subtracted from the content of AC0. The result is stored in AC0. The content of AC1 is shifted by the content of T2, and AC1(31–16) is stored at the address of AR4.

MAX

Compare Accumulator, Auxiliary, or Temporary Register Content Maximum

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAX [src,] dst	Yes	2	1	Х

#### **Opcode**

0010 111E FSSS FDDD

### **Operands**

dst, src

### Description

This instruction performs a maximum comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. If the comparison is true, the TCx status bit is set to 1; otherwise, it is cleared to 0.

- ☐ When the destination operand (dst) is an accumulator:
  - If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended to 40 bits according to SXMD.
  - The operation is performed on 40 bits in the D-unit ALU:

If M40 = 0, src(31-0) content is compared to dst(31-0) content. The extremum value is stored in dst. If the extremum value is the src content, the CARRY status bit is cleared to 0; otherwise, it is set to 1.

```
step1:if (src(31-0) > dst(31-0))
step2:{ CARRY = 0; dst(39-0) = src(39-0) }
    else
step3:CARRY = 1
```

If M40 = 1, src(39-0) content is compared to dst(39-0) content. The extremum value is stored in dst. If the extremum value is the src content, the CARRY status bit is cleared to 0; otherwise, it is set to 1.

```
step1:if (src(39-0) > dst(39-0))
step2: { CARRY = 0; dst(39-0) = src(39-0) }
    else
step3: CARRY = 1
```

■ There is no overflow detection, overflow report, and saturation.

- ☐ When the destination operand (dst) is an auxiliary or temporary register:
  - If an accumulator is the source operand (src) of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - The operation is performed on 16 bits in the A-unit ALU:

The src(15–0) content is compared to the dst(15–0) content. The extremum value is stored in dst.

```
step1: if (src(15-0) > dst(15-0))
step2: dst = src
```

■ There is no overflow detection and saturation.

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if M40 status bit was locally set to 1. When the destination operand (dst) is an auxiliary or temporary register, the instruction execution is not impacted by the C54CM status bit. When the destination operand (dst) is an accumulator, this instruction always compares the source operand (src) with AC1 as follows:

- If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended to 40 bits according to SXMD
- The operation is performed on 40 bits in the D-unit ALU:

The src(39–0) content is compared to AC1(39–0) content. The extremum value is stored in dst. If the extremum value is the src content, the CARRY status bit is cleared to 0; otherwise, it is set to 1.

```
step1: if (src(39-0) > AC1(39-0))
step2: { CARRY = 0; dst(39-0) = src(39-0) }
    else
step3: { CARRY = 1; dst(39-0) = AC1(39-0) }
```

■ There is no overflow detection, overflow report, and saturation.

Status Bits Affected by C54CM, M40, SXMD

Affects CARRY

**Repeat** This instruction can be repeated.

### See Also See the following other related instructions:

- ☐ CMP (Compare Memory with Immediate Value)
- ☐ CMP (Compare Accumulator, Auxiliary, or Temporary Register Content)
- ☐ CMPAND (Compare Accumulator, Auxiliary, or Temporary Register Content with AND)
- ☐ CMPOR (Compare Accumulator, Auxiliary, or Temporary Register Content with OR)
- ☐ MAXDIFF (Compare and Select Accumulator Content Maximum)
- MIN (Compare Accumulator, Auxiliary, or Temporary Register Content Minimum)

## **Example 1**

Syntax	Description
MAX AC2, AC1	The content of AC2 is less than the content of AC1, the content of AC1 remains
	the same and the CARRY status bit is set to 1.

Before				After			
AC2	00	0000	0000	AC2	00	0000	0000
AC1	00	8500	0000	AC1	00	8500	0000
SXMD			1	SXMD			1
M40			0	M4 0			0
CARRY			0	CARRY			1

### Example 2

Syntax	Description
MAX AR1, AC1	The content of AR1 is less than the content of AC1, the content of AC1 remains
	the same and the CARRY status bit is set to 1.

Before		After	
AR1	8020	AR1	8020
AC1	00 0000 0040	AC1	00 0000 0040
CARRY	0	CARRY	1

# Example 3

Syntax	Description
MAX AC1, T1	The content of AC1(15–0) is greater than the content of T1, the content of AC1(15–0) is stored in T1 and the CARRY status bit is cleared to 0.

Before				After				
AC1	00	0000	8020	AC1	00	0000	8020	
T1			8010	T1			8020	
CARRY			0	CARRY			0	

☐ MAX (Compare Accumulator, Auxiliary, or Temporary Register Content

☐ MIN (Compare and Select Accumulator Content Minimum)

# MAXDIFF

# Compare and Select Accumulator Content Maximum

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAXDIFF ACx,	MAXDIFF ACx, ACy, ACz, ACw			3	1	Х
[2]	<b>DMAXDIFF</b> AC	x, ACy, ACz, ACw	, TRNx	Yes	3	1	X
Description			performs two paralleled n [2] performs a single				
Status Bits		Affected by	C54CM, M40, SATD				
		Affects	ACOVw, CARRY				
See Als	<b>SO</b>	See the following	ng other related instru	ctions:			
		☐ CMP (Com	pare Accumulator, Au	xiliary, or Ter	nporar	y Registe	r Content)

Maximum)

# Compare and Select Accumulator Content Maximum

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MAXDIFF ACx, ACy, ACz, ACw	Yes	3	1	Х

# Opcode

0001 000E DDSS 1100 SSDD nnnn

### **Operands**

ACw, ACx, ACy, ACz

#### **Description**

This instruction performs two paralleled 16-bit extremum selections in the D-unit ALU in one cycle. This instruction performs a dual maximum search.

The two operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulators are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit data path).

For each datapath (high and low):

- ☐ ACx and ACy are the source accumulators.
- ☐ The differences are stored in accumulator ACw.
- ☐ The subtraction computation is equivalent to the dual 16-bit subtractions instruction.
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVw) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.
- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.
- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh (positive) and 8000h (negative).
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh (positive) and FF 8000h (negative).

- ☐ The extremum is stored in accumulator ACz.
- ☐ The extremum is searched considering the selected bit width of the accumulators:
  - for the lower 16-bit data path, the sign bit is extracted at bit position 15
  - for the higher 24-bit data path, the sign bit is extracted at bit position 31
- According to the extremum found, a decision bit is shifted in TRNx from the MSBs to the LSBs:
  - TRN0 tracks the decision for the high part data path
  - TRN1 tracks the decision for the low part data path

If the extremum value is the ACx high or low part, the decision bit is cleared to 0; otherwise, it is set to 1:

```
TRN0 = TRN0 >> #1

TRN1 = TRN1 >> #1

ACw(39-16) = ACy(39-16) - ACx(39-16)

ACw(15-0) = ACy(15-0) - ACx(15-0)

if (ACx(31-16) > ACy(31-16))
{ bit(TRN0, 15) = #0 ; ACz(39-16) = ACx(39-16) }

else
{ bit(TRN0, 15) = #1 ; ACz(39-16) = ACy(39-16) }

if (ACx(15-0) > ACy(15-0))
{ bit(TRN1, 15) = #0 ; ACz(15-0) = ACx(15-0) }

else
{ bit(TRN1, 15) = #1 ; ACz(15-0) = ACy(15-0) }
```

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit data path (overflow is detected at bit position 31).

**Status Bits** 

Affected by C54CM, SATD

Affects ACOVw, CARRY

Repeat

This instruction can be repeated.

# Example

Syntax	Description
MAXDIFF AC0, AC1, AC2, AC1	The difference is stored in AC1. The content of AC0(39–16) is subtracted from the content of AC1(39–16) and the result is stored in AC1(39–16). Since SATD = 1 and an overflow is detected, AC1(39–16) = FF 8000h (saturation). The content of AC0(15–0) is subtracted from the content of AC1(15–0) and the result is stored in AC1(15–0). The maximum is stored in AC2. The content of TRN0 and TRN1 is shifted to the right by 1 bit. AC0(31–16) is greater than AC1(31–16), AC0(39–16) is stored in AC2(39–16) and TRN0(15) is cleared to 0. AC0(15–0) is greater than AC1(15–0), AC0(15–0) is stored in AC2(15–0) and TRN1(15) is cleared to 0.

Before				Aft	er		
AC0	10	2400	2222	ACC	10	2400	2222
AC1	90	0000	0000	AC1	FF	8000	DDDE
AC2	00	0000	0000	AC2	10	2400	2222
SATD			1	SAT	'D		1
TRN0			1000	TRN	10		0800
TRN1			0100	TRN	11		0080
ACOV1			0	ACC	V1		1
CARRY			1	CAF	RY		0

Instruction Set Descriptions

# Compare and Select Accumulator Content Maximum

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline		
[2a]	<b>DMAXDIFF</b> AC	x, AC	Cy, ACz, ACw <b>, TRN0</b>		Yes	3	1	Х		
[2b]	<b>DMAXDIFF</b> AC	x, AC	Cy, ACz, ACw, TRN1		Yes	3	1	Х		
Opcode	9	TI	RNO	0001	000E DD	SS 13	LO1 SSD	D xxx0		
		TI	RN1	0001	000E DD	SS 1	101 SSD	D xxx1		
Operan	ds	AC	w, ACx, ACy, ACz, TRNx							
Descrip	otion	This instruction performs a single 40-bit extremum selection in the D-unit ALL This instruction performs a maximum search.								
			ACx and ACy are the two	source	accumulato	rs.				
			The difference between the ACw.	e source	e accumulato	ors is s	tored in ad	ccumulator		
			The subtraction computation	on is ed	quivalent to t	he sub	traction ir	nstruction.		
			Overflow detection and subtraction borrow bit is re is the logical complement	ported	in the CARF	RY stati				
			When an overflow is detected SATD.	ted, the	e accumulato	or is sa	turated ac	ccording to		
			The extremum between the ACz.	e source	e accumulato	ors is s	tored in a	ccumulator		
			The extremum computation maximum instruction. How the extremum search but be	ever, th	ne CARRY s	status b	oit is not u			
			According to the extremunthe MSBs to the LSBs. If to cleared to 0; otherwise, it is	he extr	emum value					

```
If M40 = 0:
    TRNx = TRNx >> #1
    ACw(39-0) = ACy(39-0) - ACx(39-0)
    if (ACx(31-0) > ACy(31-0))
        { bit(TRNx, 15) = #0 ; ACz(39-0) = ACx(39-0) }
    else
        { bit(TRNx, 15) = #1 ; ACz(39-0) = ACy(39-0) }

If M40 = 1:
    TRNx = TRNx >> #1
    ACw(39-0) = ACy(39-0) - ACx(39-0)
    if (ACx(39-0) > ACy(39-0))
        { bit(TRNx, 15) = #0 ; ACz(39-0) = ACx(39-0) }
    else
        { bit(TRNx, 15) = #1 ; ACz(39-0) = ACy(39-0) }
```

# Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if M40 status bit was locally set to 1. However to ensure compatibility versus overflow detection and saturation of the destination accumulator, this instruction must be executed with M40 = 0.

**Status Bits** 

Affected by

C54CM, M40, SATD

Affects

ACOVw, CARRY

### Repeat

This instruction can be repeated.

### **Example**

Syntax	Description
DMAXDIFF AC0, AC1, AC2, AC3, TRN1	The difference is stored in AC3. The content of AC0 is subtracted from the content of AC1 and the result is stored in AC3. The maximum is stored in AC2. The content of TRN1 is shifted to the right by 1 bit. AC0 is greater than AC1, AC0 is stored in AC2 and TRN1(15) is cleared to 0.

Before				After				
AC0	10	2400	2222	AC0	10	2400	2222	
AC1	00	8000	DDDE	AC1	00	8000	DDDE	
AC2	00	0000	0000	AC2	10	2400	2222	
AC3	00	0000	0000	AC3	F0	5C00	BBBC	
M40			1	M4 0			1	
SATD			1	SATD			1	
TRN1			0800	TRN1			0040	
ACOV3			0	ACOV3			0	
CARRY			0	CARRY			0	

MIN

Compare Accumulator, Auxiliary, or Temporary Register Content Minimum

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MIN [src,] dst	Yes	2	1	Χ

### Opcode

0011 000E FSSS FDDD

### **Operands**

dst, src

### Description

This instruction performs a minimum comparison in the D-unit ALU or in the A-unit ALU. Two accumulator, auxiliary registers, and temporary registers contents are compared. When an accumulator ACx is compared with an auxiliary or temporary register TAx, the 16 lowest bits of ACx are compared with TAx in the A-unit ALU. If the comparison is true, the TCx status bit is set to 1; otherwise, it is cleared to 0.

- ☐ When the destination operand (dst) is an accumulator:
  - If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended to 40 bits according to SXMD.
  - The operation is performed on 40 bits in the D-unit ALU:

If M40 = 0, src(31-0) content is compared to dst(31-0) content. The extremum value is stored in dst. If the extremum value is the src content, the CARRY status bit is cleared to 0; otherwise, it is set to 1.

```
step1: if (src(31-0) < dst(31-0))
step2: { CARRY = 0; dst(39-0) = src(39-0) }
    else
step3: CARRY = 1</pre>
```

If M40 = 1, src(39-0) content is compared to dst(39-0) content. The extremum value is stored in dst. If the extremum value is the src content, the CARRY status bit is cleared to 0; otherwise, it is set to 1.

```
step1:if (src(39-0) < dst(39-0))
step2: { CARRY = 0; dst(39-0) = src(39-0) }
    else
step3: CARRY = 1</pre>
```

■ There is no overflow detection, overflow report, and saturation.

- ☐ When the destination operand (dst) is an auxiliary or temporary register:
  - If an accumulator is the source operand (src) of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - The operation is performed on 16 bits in the A-unit ALU:

The src(15–0) content is compared to the dst(15–0) content. The extremum value is stored in dst.

```
step1: if (src(15-0) < dst(15-0))
step2: dst = src</pre>
```

There is no overflow detection and saturation.

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if M40 status bit was locally set to 1. When the destination operand (dst) is an auxiliary or temporary register, the instruction execution is not impacted by the C54CM status bit. When the destination operand (dst) is an accumulator, this instruction always compares the source operand (src) with AC1 as follows:

- If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended to 40 bits according to SXMD
- The operation is performed on 40 bits in the D-unit ALU:

The src(39–0) content is compared to AC1(39–0) content. The extremum value is stored in dst. If the extremum value is the src content, the CARRY status bit is cleared to 0; otherwise, it is set to 1.

```
step1:if (src(39-0) < AC1(39-0))
step2: { CARRY = 0; dst(39-0) = src(39-0) }
    else
step3: { CARRY = 1; dst(39-0) = AC1(39-0) }</pre>
```

■ There is no overflow detection, overflow report, and saturation.

Status Bits Affected by C54CM, M40, SXMD

Affects CARRY

**Repeat** This instruction can be repeated.

See Also	See	e the following other related instructions:
		CMP (Compare Memory with Immediate Value)
		CMP (Compare Accumulator, Auxiliary, or Temporary Register Content)
		CMPAND (Compare Accumulator, Auxiliary, or Temporary Register Content with AND)
		CMPOR (Compare Accumulator, Auxiliary, or Temporary Register Content with OR)
		MAX (Compare Accumulator, Auxiliary, or Temporary Register Content Maximum)
		MINDIFF (Compare and Select Accumulator Content Minimum)

# Example

Syntax	Description
MIN AC1, T1	The content of AC1(15–0) is greater than the content of T1, the content of T1 remains the same and the CARRY status bit is set to 1.

Before				After			
AC1	00	8000	0000	AC1	00	8000	0000
T1			8020	T1			8020
CARRY			0	CARRY			1

# MINDIFF

# Compare and Select Accumulator Content Minimum

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MINDIFF ACx, ACy, ACz, ACw	Yes	3	1	Χ
[2]	DMINDIFF ACx, ACy, ACz, ACw, TRNx	Yes	3	1	Х

**Description**Instruction [1] performs two paralleled 16-bit extremum selections in the D-unit

ALU. Instruction [2] performs a single 40-bit extremum selection in the D-unit

ALU.

Status Bits Affected by C54CM, M40, SATD

Affects ACOVw, CARRY

**See Also** See the following other related instructions:

☐ CMP (Compare Accumulator, Auxiliary, or Temporary Register Content)

☐ MAX (Compare and Select Accumulator Content Maximum)

☐ MIN (Compare Accumulator, Auxiliary, or Temporary Register Content

Minimum)

# Compare and Select Accumulator Content Minimum

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MINDIFF ACx, ACy, ACz, ACw	Yes	3	1	Х

# Opcode

0001 000E DDSS 1110 SSDD xxxx

### **Operands**

ACw, ACx, ACy, ACz

#### Description

This instruction performs two paralleled 16-bit extremum selections in the D-unit ALU in one cycle. This instruction performs a dual minimum search.

The two operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulators are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit data path).

For each datapath (high and low):

- ACx and ACy are the source accumulators.
- ☐ The differences are stored in accumulator ACw.
- ☐ The subtraction computation is equivalent to the dual 16-bit subtractions instruction.
- For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVw) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.
- For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.
- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFh (positive) and 8000h (negative).
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh (positive) and FF 8000h (negative).

- ☐ The extremum is stored in accumulator ACz.
- ☐ The extremum is searched considering the selected bit width of the accumulators:
  - for the lower 16-bit data path, the sign bit is extracted at bit position 15
  - for the higher 24-bit data path, the sign bit is extracted at bit position 31
- According to the extremum found, a decision bit is shifted in TRNx from the MSBs to the LSBs:
  - TRN0 tracks the decision for the high part data path
  - TRN1 tracks the decision for the low part data path

If the extremum value is the ACx high or low part, the decision bit is cleared to 0; otherwise, it is set to 1:

```
TRN0 = TRN0 >> #1

TRN1 = TRN1 >> #1

ACw(39-16) = ACy(39-16) - ACx(39-16)

ACw(15-0) = ACy(15-0) - ACx(15-0)

if (ACx(31-16) < ACy(31-16))
{ bit(TRN0, 15) = #0 ; ACz(39-16) = ACx(39-16) }

else
{ bit(TRN0, 15) = #1 ; ACz(39-16) = ACy(39-16) }

if (ACx(15-0) < ACy(15-0))
{ bit(TRN1, 15) = #0 ; ACz(15-0) = ACx(15-0) }

else
{ bit(TRN1, 15) = #1 ; ACz(15-0) = ACy(15-0) }
```

## Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit data path (overflow is detected at bit position 31).

**Status Bits** 

Affected by C54CM, SATD

Affects ACOVw, CARRY

Repeat

This instruction can be repeated.

Syntax	Description
MINDIFF AC0, AC1, AC2, AC1	The difference is stored in AC1. The content of AC0(39–16) is subtracted from the content of AC1(39–16) and the result is stored in AC1(39–16). Since SATD = 1 and an overflow is detected, AC1(39–16) = FF 8000h (saturation). The content of AC0(15–0) is subtracted from the content of AC1(15–0) and the result is stored in AC1(15–0). The minimum is stored in AC2 (sign bit extracted at bits 31 and 15). The content of TRN0 and TRN1 is shifted to the right by 1 bit. AC0(31–16) is greater than or equal to AC1(31–16), AC1(39–16) is stored in AC2(39–16) and TRN0(15) is set to 1. AC0(15–0) is greater than or equal to AC1(15–0), AC1(15–0) is stored in AC2(15–0) and TRN1(15) is set to 1.

Before				After			
AC0	10	2400	2222	AC0	10	2400	2222
AC1	00	8000	DDDE	AC1	FF	8000	BBBC
AC2	10	2400	2222	AC2	00	8000	DDDE
SATD			1	SATD			1
TRN0			0800	TRN0			8400
TRN1			0040	TRN1			8020
ACOV1			0	ACOV1			1
CARRY			0	CARRY			1

# Compare and Select Accumulator Content Minimum

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[2a]	<b>DMINDIFF</b> ACx	, AC	y, ACz, ACw <b>, TRN0</b>		Yes	3	1	Х
[2b]	<b>DMINDIFF</b> ACX	, AC	y, ACz, ACw <b>, TRN1</b>		Yes	3	1	Х
Opcode	9	TI	RNO	0001	000E DD	SS 11	l11   SSD	DD xxx0
		TI	RN1	0001	000E DD	SS 11	l11 SSD	DD xxx1
Operan	ıds	AC	w, ACx, ACy, ACz, TRNx					
<b>Description</b> This instruction performs a single 40-bit extremum selection in the D-unit This instruction performs a minimum search.				D-unit ALU.				
			ACx and ACy are the two	source	accumulato	rs.		
			The difference between the ACw.	e source	e accumulate	ors is st	tored in a	ccumulator
			The subtraction computati	ion is ed	quivalent to	the sub	traction in	nstruction.
			Overflow detection and subtraction borrow bit is re is the logical complement	eported	in the CARF	RY statu		
		☐ When an overflow is detected, the accumulator is saturated according to SATD.						
			The extremum between the source accumulators is stored in accumulator ACz.					
			The extremum computati maximum instruction. How the extremum search but	wever, th	ne CARRY s	status b	oit is not u	
			According to the extremulation the MSBs to the LSBs. If cleared to 0; otherwise, it	the extr	emum value			

```
If M40 = 0:
```

```
TRNx = TRNx >> #1
ACw(39-0) = ACy(39-0) - ACx(39-0)
if (ACx(31-0) < ACy(31-0))
   \{ bit(TRNx, 15) = \#0 ; ACz(39-0) = ACx(39-0) \}
else
   \{ bit(TRNx, 15) = #1 ; ACz(39-0) = ACy(39-0) \}
```

#### If M40 = 1:

```
TRNx = TRNx >> #1
ACw(39-0) = ACy(39-0) - ACx(39-0)
if (ACx(39-0) < ACy(39-0))
   \{ bit(TRNx, 15) = \#0 ; ACz(39-0) = ACx(39-0) \}
else
   \{ bit(TRNx, 15) = #1 ; ACz(39-0) = ACy(39-0) \}
```

## Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if M40 status bit was locally set to 1. However to ensure compatibility versus overflow detection and saturation of the destination accumulator, this instruction must be executed with M40 = 0.

**Status Bits** Affected by C54CM, M40, SATD

> Affects ACOVw, CARRY

Repeat This instruction can be repeated.

Syntax	Description
DMINDIFF AC0, AC1, AC2, AC3, TRN0	The difference is stored in AC3. The content of AC0 is subtracted from the content of AC1 and the result is stored in AC3. The minimum is stored in AC2. The content of TRN0 is shifted to the right by 1 bit. If AC0 is less than AC1, AC0 is stored in AC2 and TRN0(15) is cleared to 0; otherwise, AC1 is stored in AC2 and TRN0(15) is set to 1.

## mmap

## Memory-Mapped Register Access Qualifier

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	mmap	No	1	1	D

#### **Opcode**

1001 1000

# **Operands**

none

## Description

This is an operand qualifier that can be paralleled with any instruction making a Smem or Lmem direct memory access (dma). This operand qualifier allows you to locally prevent the dma access from being relative to the data stack pointer (SP) or the local data page register (DP). It forces the dma access to be relative to the memory-mapped register (MMR) data page start address, 00 0000h.

This operand qualifier cannot be executed:

- as a stand-alone instruction (assembler generates an error message)
- in parallel with instructions not embedding an Smem or Lmem data memory operand
- in parallel with instructions loading or storing a byte to a register (see Load Accumulator, Auxiliary, or Temporary Register from Memory instructions [2] and [3]; Load Accumulator from Memory instructions [2] and [3]; and Store Accumulator, Auxiliary, or Temporary Register Content to Memory instructions [2] and [3])

The MMRs are mapped as 16-bit data entities between addresses 0h and 5Fh. The scratch-pad memory that is mapped between addresses 60h and 7Fh of each main data pages of 64K words cannot be accessed through this mechanism.

Any instruction using the mmap modifier cannot be combined with any other user-defined parallelism instruction. The following instruction is not valid:

MOV AR1, MMAP(@BSAC)

| RSBT CDPLC

The following instruction is valid:

MOV AR1, MMAP(@BSAC)

**Status Bits** 

Affected by none

Affects

none

Repeat

This instruction can be repeated.

Syntax	Description
MOV AC0, T2    mmap	The content of AC0(15–0) is copied into T2.

# MOV

# Load Accumulator from Memory

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV [rnd(]Smem << Tx[)], ACx	No	3	1	Х
[2]	MOV low_byte(Smem) << #SHIFTW, ACx	No	3	1	Х
[3]	MOV high_byte(Smem) << #SHIFTW, ACx	No	3	1	Х
[4]	MOV Smem << #16, ACx	No	2	1	Х
[5]	MOV [uns(]Smem[)], ACx	No	3	1	Х
[6]	MOV [uns(]Smem[)] << #SHIFTW, ACx	No	4	1	Х
[7]	MOV[40] dbl(Lmem), ACx	No	3	1	Х
[8]	MOV Xmem, Ymem, ACx	No	3	1	X

Description

This instruction loads a 16-bit signed constant, K16, the content of a memory (Smem) location, the content of a data memory operand (Lmem), or the content of dual data memory operands (Xmem and Ymem) to a selected

accumulator (ACx).

Status Bits Affected by C54CM, M40, RDM, SATD, SXMD

Affects ACOVx

**See Also** See the following other related instructions:

- MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator from Memory)
- MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory)
- ☐ MOV (Load Accumulator Pair from Memory)
- ☐ MOV (Load Accumulator with Immediate Value)
- ☐ MOV (Load Accumulator, Auxiliary, or Temporary Register from Memory)
- MOV (Load Accumulator, Auxiliary, or Temporary Register with Immediate Value)
- MOV::MOV (Load Accumulator from Memory with Parallel Store Accumulator Content to Memory)

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline			
[1]	MOV [rnd(]Sn	nem << Tx[)], ACx		No	3	1	Х			
Opcod	e		1101	1101 AA	AA AA	.AI   x%D	D ss11			
Operar	nds	ACx, Smem, T	x							
Descri	otion		n loads the content of a the accumulator (AC)	• •	iem) lo	cation shi	fted by the			
		ACx = Smem <	< Tx							
		☐ The input of	☐ The input operand is sign extended to 40 bits according to SXMD.							
The input operand is shifted by the 4-bit value in the D-unit shifter operation is equivalent to the signed shift instruction.					er. The shift					
			is performed in the D d keyword is applied to			•	DM, if the			
		Compatibility	with C54x devices (C	54CM = 1)						
When this instruction is executed with M40 = 0, compatibility is ensure C54CM = 1, no overflow detection, report, and saturation is done shifting operation. The 6 LSBs of Tx determine the shift quantity. The of Tx define a shift quantity within $-32$ to $+31$ . When the value is between to $-17$ , a modulo 16 operation transforms the shift quantity to within $-$				e after the he 6 LSBs tween –32						
Status	Bits	Affected by	C54CM, M40, RDM,	SATD, SXMI	)					
		Affects	ACOVx							
Repeat	:	This instruction	n can be repeated.							

Syr	ntax	Description
MO	OV *AR3 << T0, AC0	AC0 is loaded with the content addressed by AR3 shifted by the content of T0.

#### **Syntax Characteristics**

No.	Syntax		Paralle Enable l		ize (	Cycles	Pipeline
[2]	MOV low_byte(Smem) << #SHIFTW, ACx		No		3	1	Х
Opcod	e	1110	0001	AAAA	AAA:	I DDS	H IFTW

## **Operands**

ACx, SHIFTW, Smem

### **Description**

This instruction loads the low-byte content of a memory (Smem) location shifted by the 6-bit value, SHIFTW, to the accumulator (ACx):

ACx = low byte(Smem) << #SHIFTW

- ☐ The content of the memory location is sign extended to 40 bits according to SXMD.
- ☐ The input operand is shifted by the 6-bit value in the D-unit shifter. The shift operation is equivalent to the signed shift instruction.
- ☐ In this instruction, Smem **cannot** reference to a memory-mapped register (MMR). This instruction cannot access a byte within an MMR. If Smem is an MMR, the DSP sends a hardware bus-error interrupt (BERRINT) request to the CPU.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, no overflow detection, report, and saturation is done after the shifting operation.

#### **Status Bits**

Affected by

C54CM, M40, SATD, SXMD

Affects

**ACOV**x

#### Repeat

This instruction can be repeated.

Syntax	Description
MOV low_byte(*AR3) << #31, AC0	The low-byte content addressed by AR3 is shifted left by 31 bits and loaded into AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MOV high_byte(Smem) << #SHIFTW, ACx	No	3	1	Х

Opcode | 1110 0010 | AAAA AAAI | DDSH IFTW

Operands ACx, SHIFTW, Smem

**Description**This instruction loads the high-byte content of a memory (Smem) location shifted by the 6-bit value, SHIFTW, to the accumulator (ACx):

ACx = high byte(Smem) << #SHIFTW

- ☐ The content of the memory location is sign extended to 40 bits according to SXMD.
- The input operand is shifted by the 6-bit value in the D-unit shifter. The shift operation is equivalent to the signed shift instruction.
- ☐ In this instruction, Smem **cannot** reference to a memory-mapped register (MMR). This instruction cannot access a byte within an MMR. If Smem is an MMR, the DSP sends a hardware bus-error interrupt (BERRINT) request to the CPU.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, no overflow detection, report, and saturation is done after the shifting operation.

Status Bits Affected by C54CM, M40, SATD, SXMD

Affects ACOVx

**Repeat** This instruction can be repeated.

Syntax	Description
	The high-byte content addressed by AR3 is shifted left by 31 bits and loaded into AC0.

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MOV Smem << #16, ACx	No	2	1	Х

Opcode | 1011 00DD | AAAA AAAI

Operands ACx, Smem

**Description** This instruction loads the content of a memory (Smem) location shifted left by

16 bits to the accumulator (ACx):

ACx = Smem << #16

☐ The input operand is sign extended to 40 bits according to SXMD.

☐ The shift operation is equivalent to the signed shift instruction.

☐ The input operand is shifted left by 16 bits according to M40.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, overflow detection, report, and saturation is done after the shifting

operation.

Status Bits Affected by C54CM, M40, SATD, SXMD

Affects ACOVx

**Repeat** This instruction can be repeated.

Syntax	Description
MOV *AR3+ << #16, AC1	The content addressed by AR3 shifted left by 16 bits is loaded into AC1. AR3 is incremented by 1.

Before				After			
AC1	00	0200	FC00	AC1	00	3400	0000
AR3			0200	AR3			0201
200			3400	200			3400

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	MOV [uns(]Smem[)], ACx	No	3	1	Х

# **Opcode**

| 1101 1111 | AAAA AAAI | xxDD 010u

## Operands ACx, Smem

**Description** 

This instruction loads the content of a memory (Smem) location to the accumulator (ACx):

ACx = Smem

- ☐ The memory operand is extended to 40 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 40 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 40 bits according to SXMD.
- ☐ The load operation in the accumulator uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

## Status Bits Affected by SXMD

Affects none

#### **Repeat** This instruction can be repeated.

Syntax	Description
MOV uns(*AR3), AC0	The content addressed by AR3 is zero extended to 40 bits and loaded into AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	MOV [uns(]Smem[)] << #SHIFTW, ACx	No	4	1	X

Opcode

1111 1001 AAAA AAAI uxsh iftw xxdd 10xx

**Operands** 

ACx, SHIFTW, Smem

Description

This instruction loads the content of a memory (Smem) location, shifted by the 6-bit value, SHIFTW, to the accumulator (ACx):

ACx = Smem << #SHIFTW

- ☐ The memory operand is extended to 40 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 40 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 40 bits according to SXMD.
- ☐ The input operand is shifted by the 6-bit value in the D-unit shifter. The shift operation is equivalent to the signed shift instruction.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, no overflow detection, report, and saturation is done after the shifting operation.

**Status Bits** 

Affected by

C54CM, M40, SATD, SXMD

Affects

ACOVx

Repeat

This instruction can be repeated.

Syntax	Description
MOV uns(*AR3) << #31, AC0	The content addressed by AR3 is zero extended to 40 bits, shifted left by 31 bits, and loaded into AC0.

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[7]	MOV[40] dbl	(Lmem), ACx		No	3	1	Х
Opcode	e		1110	1101 AAA	AA AA	AI   xxD	D 100g
Operan	ıds	ACx, Lmem					
Descrip	otion	This instruction accumulator (A	n loads the content of ACx):	data memor	y oper	and (Lm	em) to the
		ACx = dbl(Lm)	em)				
		☐ The input of	operand is sign extende	ed to 40 bits	accord	ing to SX	MD.
		_	peration in the accumulanit ALU, the D-unit shifte			•	dependent
		☐ Status bit I the input o	M40 is locally set to 1, i perand.	f the optiona	ıl 40 ke	eyword is	applied to
		Compatibility	with C54x devices (C	54CM = 1)			
		When this instr	ruction is executed with	M40 = 0, co	mpatik	oility is en	sured.
Status	Bits	Affected by	M40, SATD, SXMD				
		Affects	ACOVx				

# **Example**

Repeat

Syntax	Description
MOV40 dbl(*AR3), AC0	The content (long word) addressed by AR3 and AR3 + 1 is loaded into AC0. Because this instruction is a long-operand instruction, AR3 is decremented by 2 after the execution.

This instruction can be repeated.

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[8]	MOV Xmem, Ymem, ACx	No	3	1	Х

**Opcode Operands** 

Description This instruction performs a dual 16-bit load of accumulator high and low parts:

> LO(ACx) = Xmem:: HI(ACx) = Ymem

ACx, Xmem, Ymem

The operation is executed in dual 16-bit mode; however, it is independent of the 40-bit D-unit ALU. The 16 lower bits of the accumulator are separated from the higher 24 bits and the 8 guard bits are attached to the higher 16-bit datapath.

1000 0001 XXXM MMYY YMMM 10DD

- ☐ The data memory operand Xmem is loaded as a 16-bit operand to the destination accumulator (ACx) low part. And, according to SXMD the data memory operand Ymem is sign extended to 24 bits and is loaded to the destination accumulator (ACx) high part.
- For the load operations in higher accumulator bits, overflow detection is performed at bit position 31. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ If SATD is 1 when an overflow is detected on the higher data path, a saturation is performed with saturation value of 00 7FFFh.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, this instruction is executed as if SATD was locally cleared to 0.

**Status Bits** C54CM, M40, SATD, SXMD Affected by

> **ACOV**x Affects

Repeat This instruction can be repeated.

Syntax	Description
MOV *AR3, *AR4, AC0	The content at the location addressed by AR4, sign extended to 24 bits, is loaded into AC0(39–16) and the content at the location addressed by AR3 is loaded into AC0(15–0).

Enable Bit Size Cycles Pipeline

Parallel

# MOV

No.

# Load Accumulator Pair from Memory

# **Syntax Characteristics**

**Syntax** 

[1]	MOV dbl(Lmem	n), pa	air(HI(ACx))			No	3	1	X
[2]	MOV dbl(Lmem	n), pa	air(LO(ACx))			No	3	1	Х
Descrip	otion			loads the conulator pair, /			ory oper	and (Lm	em) to the
Status	Bits	Aff	ected by	C54CM, M	40, SATD, S	XMD			
		Aff	ects	ACOVx, AC	COV(x + 1)				
See Als	80	Se	e the followi	ng other rela	ted instruction	ons:			
			MACM::MC	OV (Multiply ory)	and Accumu	ılate with	Parallel	Load Ad	cumulator
			MASM::MC Memory)	OV (Multiply a	and Subtract	with Para	allel Load	d Accum	ulator from
			MOV (Load	d Accumulate	or from Mem	ory)			
			MOV (Load	d Accumulate	or with Imme	diate Val	ue)		
			MOV (Load	d Accumulato	or, Auxiliary, o	or Tempo	rary Reg	ister fron	n Memory)
			MOV (Load Value)	I Accumulato	or, Auxiliary, o	or Tempora	ary Regi	ster with	Immediate
			MOV (Load	d Auxiliary or	Temporary I	Register	Pair from	n Memor	y)
				/ (Load Ac or Content to		from Me	mory w	ith Para	llel Store

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV dbl(Lmen	n <b>), pair(HI(</b> AC	×))		No	3	1	Х
Opcode	9			1110	1101 AA	AA AA	AXI XXI	D 101x
Operan	ds	ACx, Lmem	١					
Descrip	otion	the 16 high	tion loads the 16 hest bits of the acc ry operand (Lmem	umulator	(ACx) and I	oads t	he 16 lov	vest bits of
		pair(HI(A	Cx)) = Lmem					
		_	d operation in the a D-unit ALU, the D-				•	dependent
		☐ The va AC2/A0	alid combination C3.	of source	ce accumul	ators	are AC0	/AC1 and
		Compatibi	lity with C54x de	vices (C	54CM = 1)			
			nstruction is execu , overflow detect		-	•	•	
Status	Bits	Affected by	C54CM, M40	, SATD,	SXMD			
		Affects	ACOVx, ACC	)V(x + 1)				

# Example

Repeat

Syntax	Description
MOV dbl(*AR3+), pair(HI(AC2))	The 16 highest bits of the content at the location addressed by AR3 are loaded into AC2(31–16) and the 16 lowest bits of the content at the location addressed by AR3 + 1 are loaded into AC3(31–16). AR3 is incremented by 1.

This instruction can be repeated.

Before				After			
AC2	00	0200	FC00	AC2	00	3400	0000
AC3	00	0000	0000	AC3	00	0FD3	0000
AR3			0200	AR3			0201
200			3400	200			3400
201			0FD3	201			0FD3

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV dbl(Lmem), pair(LO(ACx))	No	3	1	Χ

**Opcode** | 1110 1101 | AAAA AAAI | xxDD 110x

Operands ACx, Lmem

**Description**This instruction loads the 16 highest bits of data memory operand (Lmem) to the 16 lowest bits of the accumulator (ACx) and loads the 16 lowest bits of data memory operand (Lmem) to the 16 lowest bits of accumulator AC(x + 1):

pair(LO(ACx)) = Lmem

- The load operation in the accumulator uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ The valid combination of source accumulators are AC0/AC1 and AC2/AC3.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by M40, SXMD

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
	The 16 highest bits of the content at the location addressed by AR3 are loaded into AC0(15–0) and the 16 lowest bits of the content at the location addressed by AR3 + 1 are loaded into AC1(15–0).

# MOV

#### Load Accumulator with Immediate Value

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>MOV</b> K16 <b>&lt;&lt; #16</b> , ACx	No	4	1	Х
[2]	MOV K16 << #SHFT, ACx	No	4	1	X

**Description** This instruction loads a 16-bit signed constant, K16, to a selected accumulator (ACx). **Status Bits** Affected by C54CM, M40, SATD, SXMD Affects **ACOV**x See Also See the following other related instructions: ☐ MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator from Memory) MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory) ☐ MOV (Load Accumulator from Memory) ☐ MOV (Load Accumulator Pair from Memory) ☐ MOV (Load Accumulator, Auxiliary, or Temporary Register from Memory) MOV (Load Accumulator, Auxiliary, or Temporary Register with Immediate Value) ☐ MOV::MOV (Load Accumulator from Memory with Parallel Store Accumulator Content to Memory)

# Load Accumulator with Immediate Value

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline		
[1]	MOV K16 << #	<b>16,</b> ACx		No	4	1	X		
Opcod	le		0111 1010 KF	KKK KKKK KKI	KK KK	KK xxD	D 101x		
Opera	nds	ACx, K16							
Description		This instruction the accumulat	n loads the 16-bit siç or (ACx):	gned constant, K	16, shi	fted left b	y 16 bits to		
		ACx = K16 <<	<pre>#16</pre>						
		☐ The 16-bit	constant, K16, is si	gn extended to 4	0 bits	according	to SXMD.		
		☐ The shift of	peration is equivale	ent to the signed	shift in	struction			
		☐ The input	operand is shifted l	eft by 16 bits acc	ording	to M40.			
		Compatibility with C54x devices (C54CM = 1)							
		When this instruction is executed with $M40 = 0$ , compatibility is ensured. When $C54CM = 1$ , overflow detection, report, and saturation is done after the shifting operation.							
Status	Bits	Affected by	C54CM, M40, SA	ATD, SXMD					
		Affects	ACOVx						
Repea	t	This instructio	n can be repeated.						
_	_								

Syntax	Description
MOV #-2 << #16, AC0	AC0 is loaded with the signed 16-bit value (-2) shifted left by 16 bits.

## Load Accumulator with Immediate Value

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV K16 << #SHFT, ACx	No	4	1	Х

Opcode 0111 0101 KKKK KKKK KKKK KKKK xxDD SHFT

Operands ACx, K16, SHFT

**Description** This instruction loads the 16-bit signed constant, K16, shifted left by the 4-bit

value, SHFT, to the accumulator (ACx):

ACx = K16 << #SHFT

☐ The 16-bit constant, K16, is sign extended to 40 bits according to SXMD.

☐ The input operand is shifted by the 4-bit value in the D-unit shifter. The shift operation is equivalent to the signed shift instruction.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, no overflow detection, report, and saturation is done after the

shifting operation.

Status Bits Affected by C54CM, M40, SXMD

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV #-2 << #15, AC0	AC0 is loaded with the signed 16-bit value (-2) shifted left by 15 bits.

# MOV

# Load Accumulator, Auxiliary, or Temporary Register from Memory

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV Smem, dst	No	2	1	Х
[2]	MOV [uns(]high_byte(Smem)[)], dst	No	3	1	Χ
[3]	MOV [uns(]low_byte(Smem)[)], dst	No	3	1	X

Description This instruction loads the content of a memory (Smem) location to a selected destination (dst) register. **Status Bits** Affected by M40, SXMD Affects none See Also See the following other related instructions: ☐ MACM::MOV (Multiply and Accumulate with Parallel Load Accumulator) from Memory) ☐ MASM::MOV (Multiply and Subtract with Parallel Load Accumulator from Memory) ☐ MOV (Load Accumulator from Memory) ☐ MOV (Load Accumulator Pair from Memory) ☐ MOV (Load Accumulator with Immediate Value) MOV (Load Accumulator, Auxiliary, or Temporary Register with Immediate Value) MOV (Store Accumulator, Auxiliary, or Temporary Register Content to Memory) ☐ MOV::MOV (Load Accumulator from Memory with Parallel Store Accumulator Content to Memory)

# Load Accumulator, Auxiliary, or Temporary Register from Memory

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV Smem, dst	No	2	1	X

## Opcode

1010 FDDD AAAA AAAI

## **Operands**

dst, Smem

#### **Description**

This instruction loads the content of a memory (Smem) location to the destination (dst) register.

dst = Smem

- ☐ When the destination register is an accumulator:
  - The content of the memory location is sign extended to 40 bits according to SXMD.
  - The load operation in the destination register uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the destination register is an auxiliary or temporary register:
  - The content of the memory location is sign extended to 16 bits.
  - The load operation in the destination register uses a dedicated path independent of the A-unit ALU.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

## **Status Bits**

Affected by M40, SXMD

Affects none

## Repeat

This instruction can be repeated.

Syntax	Description
MOV *AR3+, AR1	AR1 is loaded with the content addressed by AR3. AR3 is incremented by 1.

Before		After	
AR1	FC00	AR1	3400
AR3	0200	AR3	0201
200	3400	200	3400

## Load Accumulator, Auxiliary, or Temporary Register from Memory

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV [uns(]high_byte(Smem)[)], dst	No	3	1	X

# **Opcode**

dst, Smem

# Operands Description

This instruction loads the high-byte content of a memory (Smem) location to the destination (dst) register:

1101 1111 AAAA AAAI FDDD 000u

dst = high byte(Smem)

- ☐ When the destination register is an accumulator:
  - The memory operand is extended to 40 bits according to uns.
    - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 40 bits.
    - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 40 bits according to SXMD.
  - The load operation in the destination register uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the destination register is an auxiliary or temporary register:
  - The memory operand is extended to 16 bits according to uns.
    - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 16 bits.
    - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 16 bits regardless of SXMD.
  - The load operation in the destination register uses a dedicated path independent of the A-unit ALU.
- In this instruction, Smem cannot reference to a memory-mapped register (MMR). This instruction cannot access a byte within an MMR. If Smem is an MMR, the DSP sends a hardware bus-error interrupt (BERRINT) request to the CPU.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

MOV Load Accumulator, Auxiliary, or Temporary Register from Memory

Affected by **Status Bits** M40, SXMD

> Affects none

This instruction can be repeated. Repeat

# **Example**

Syntax	Description
( 3 = ) ( ///	The high-byte content addressed by AR3 is zero extended to 40 bits and loaded into AC0.

Instruction Set Descriptions

## Load Accumulator, Auxiliary, or Temporary Register from Memory

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MOV [uns(]low_byte(Smem)[)], dst	No	3	1	X

# **Opcode**

1101 1111 AAAA AAAI FDDD 001u

# **Operands** Description

dst, Smem

This instruction loads the low-byte content of a memory (Smem) location to the destination (dst) register:

dst = low byte(Smem)

- ☐ When the destination register is an accumulator:
  - The memory operand is extended to 40 bits according to uns.
    - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 40 bits.
    - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 40 bits according to SXMD.
  - The load operation in the destination register uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the destination register is an auxiliary or temporary register:
  - The memory operand is extended to 16 bits according to uns.
    - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 16 bits.
    - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 16 bits regardless of SXMD.
  - The load operation in the destination register uses a dedicated path independent of the A-unit ALU.
- ☐ In this instruction, Smem **cannot** reference to a memory-mapped register (MMR). This instruction cannot access a byte within an MMR. If Smem is an MMR, the DSP sends a hardware bus-error interrupt (BERRINT) request to the CPU.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

MOV Load Accumulator, Auxiliary, or Temporary Register from Memory

Affected by **Status Bits** M40, SXMD

> Affects none

This instruction can be repeated. Repeat

Syntax	Description
( = 3 ( ///	The low-byte content addressed by AR3 is zero extended to 40 bits and loaded into AC0.



Load Accumulator, Auxiliary, or Temporary Register with Immediate Value

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV k4, dst				Yes	2	1	Х
[2]	MOV -k4, dst				Yes	2	1	Х
[3]	MOV K16, dst				No	4	1	Х
Description		rep	oresentation	on loads a 4-bit un of the 4-bit unsigned destination (dst) re	ed constant; or a 1			•
Status	Bits	Aff	ected by	M40, SXMD				
		Aff	ects	none				
See Al	so	See the following other related instructions:						
			MACM::M from Mem	IOV (Multiply and Anory)	Accumulate with F	Paralle	Load Ad	ccumulator
			MASM::M Memory)	OV (Multiply and S	ubtract with Paral	lel Loa	d Accum	ulator from
			MOV (Loa	ad Accumulator from	m Memory)			
			MOV (Loa	ad Accumulator Pai	ir from Memory)			
			MOV (Loa	ad Accumulator with	h Immediate Valu	e)		
			MOV (Loa	ad Accumulator, Au	xiliary, or Tempora	ary Req	gister fror	n Memory)
			MOV (Loa	ad Auxiliary or Tem	porary Register P	air fror	n Memor	y)

Accumulator Content to Memory)

☐ MOV::MOV (Load Accumulator from Memory with Parallel Store

# Load Accumulator, Auxiliary, or Temporary Register with Immediate Value

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV k4, dst	Yes	2	1	Х

## Opcode

0011 110E kkkk FDDD

## **Operands**

dst, k4

### Description

This instruction loads the 4-bit unsigned constant, k4, to the destination (dst) register:

dst = k4

- ☐ When the destination register is an accumulator:
  - The 4-bit constant, k4, is zero extended to 40 bits.
  - The load operation in the destination register uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the destination register is an auxiliary or temporary register:
  - The 4-bit constant, k4, is zero extended to 16 bits.
  - The load operation in the destination register uses a dedicated path independent of the A-unit ALU.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

#### **Status Bits**

Affected by M40

Affects none

# Repeat

This instruction can be repeated.

Syntax	Description
MOV #2, AC0	AC0 is loaded with the unsigned 4-bit value (2).

## Load Accumulator, Auxiliary, or Temporary Register with Immediate Value

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV -k4, dst	Yes	2	1	Χ

Opcode 0011 111E kkkk FDDD

Operands

dst. k4

Description

This instruction loads the 2s complement representation of the 4-bit unsigned constant, k4, to the destination (dst) register:

dst = -k4

- ☐ When the destination register is an accumulator:
  - The 4-bit constant, k4, is negated in the I-unit, loaded into the accumulator, and sign extended to 40 bits before being processed by the D-unit as a signed constant.
  - The load operation in the destination register uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the destination register is an auxiliary or temporary register:
  - The 4-bit constant, k4, is zero extended to 16 bits and negated in the I-unit before being processed by the A-unit as a signed K16 constant.
  - The load operation in the destination register uses a dedicated path independent of the A-unit ALU.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by M40

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV #-2, AC0	AC0 is loaded with a 2s complement representation of the unsigned 4-bit value (2).

# Load Accumulator, Auxiliary, or Temporary Register with Immediate Value

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MOV K16, dst	No	4	1	Χ

Opcode 0111 0110 KKKK KKKK KKKK FDDD 10xx

Operands dst, K16

**Description** This instruction loads the 16-bit signed constant, K16, to the destination (dst)

register:

dst = K16

When the destination register is an accumulator, the 16-bit constant, K16, is sign extended to 40 bits according to SXMD.

☐ When the destination register is an auxiliary or temporary register, the load operation in the destination register uses a dedicated path independent of the A-unit ALU.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by M40, SXMD

Affects none

**Repeat** This instruction can be repeated.

## **Example**

Syntax	Description
MOV #248, AC1	AC1 is loaded with the signed 16-bit value (248).

Before After

AC1 00 0200 FC00 AC1 00 0000 00F8

# MOV

# Load Auxiliary or Temporary Register Pair from Memory

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV dbl(Lmen	n <b>), pair(</b> TAx <b>)</b>		No	3	1	Х
Opcode	9		1110	1101 AAA	A AA	AI   FDD	D 111x
Operan	ids	Lmem, TAx					
Description		This instruction loads the 16 highest bits of data memory operand (Lmem) to the temporary or auxiliary register (TAx) and loads the 16 lowest bits of data memory operand (Lmem) to temporary or auxiliary register $TA(x + 1)$ :					
		pair(TAx) = Lmem					
		☐ The load operation in the temporary or auxiliary register uses a dedicated path independent of the A-unit ALU.					
		☐ Valid auxiliary registers are AR0, AR2, AR4, and AR6.					
		☐ Valid temporary registers are T0 and T2.					
		Compatibility with C54x devices (C54CM = 1)					
		When this instruction is executed with M40 = 0, compatibility is ensured.					
Status Bits		Affected by	M40				
		Affects	none				
Repeat This instruction can be repeated.							
See Also		See the follow	ving other related instruc	tions:			
		☐ AMOV (N	Modify Auxiliary or Tempo	rary Registe	r Cont	ent)	
		☐ MOV (Lo	ad Accumulator, Auxiliary	, or Tempora	ıry Reç	gister fron	n Memory)
		☐ MOV Loa Value)	nd Accumulator, Auxiliary,	or Temporar	y Regi	ster with	Immediate

Syntax	Description
	The 16 highest bits of the content at the location addressed by AR2 are loaded into T0 and the 16 lowest bits of the content at the location addressed by AR2 + 1 are loaded into T1.

# MOV

# Load CPU Register from Memory

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV Smem, BK03	No	3	1	X
[2]	MOV Smem, BK47	No	3	1	X
[3]	MOV Smem, BKC	No	3	1	X
[4]	MOV Smem, BSA01	No	3	1	X
[5]	MOV Smem, BSA23	No	3	1	X
[6]	MOV Smem, BSA45	No	3	1	X
[7]	MOV Smem, BSA67	No	3	1	X
[8]	MOV Smem, BSAC	No	3	1	X
[9]	MOV Smem, BRC0	No	3	1	X
[10]	MOV Smem, BRC1	No	3	1	X
[11]	MOV Smem, CDP	No	3	1	X
[12]	MOV Smem, CSR	No	3	1	X
[13]	MOV Smem, DP	No	3	1	X
[14]	MOV Smem, DPH	No	3	1	X
[15]	MOV Smem, PDP	No	3	1	X
[16]	MOV Smem, SP	No	3	1	X
[17]	MOV Smem, SSP	No	3	1	X
[18]	MOV Smem, TRN0	No	3	1	X
[19]	MOV Smem, TRN1	No	3	1	X
[20]	MOV dbl(Lmem), RETA	No	3	5	X

Opcode See Table 5-1 (page 5-370).

Operands Lmem, Smem

### Description

Instructions [1] through [19] load the content of a memory (Smem) location to the destination CPU register. This instruction uses a dedicated datapath independent of the A-unit ALU and the D-unit operators to perform the operation. The content of the memory location is zero extended to the bitwidth of the destination CPU register.

The operation is performed in the execute phase of the pipeline. There is a 3-cycle latency between PDP, DP, SP, SSP, CDP, BSAx, BKx, BRCx, and CSR loads and their use in the address phase by the A-unit address generator units or by the P-unit loop control management.

For instruction [10], when BRC1 is loaded, the block repeat save register (BRS1) is also loaded with the same value.

Instruction [20] loads the content of data memory operand (Lmem) to the 24-bit RETA register (the return address of the calling subroutine) and to the 8-bit CFCT register (active control flow execution context flags of the calling subroutine):

	_	hest bits of Lmem are loaded into the CFCT register and into est bits of the RETA register.
	☐ The 16 low register.	est bits of Lmem are loaded into the 16 lowest bits of the RETA
		ruction [20] is decoded, the CPU pipeline is flushed and the is executed in 5 cycles, regardless of the instruction context.
Status Bits	Affected by	none
	Affects	none
Repeat	Instructions [13 repeated.	B] and [20] cannot be repeated; all other instructions can be
See Also	See the following	ng other related instructions:
	☐ MOV (Load	d CPU Register with Immediate Value)

Table 5–1. Opcodes for Load CPU Register from Memory Instruction

No.	Syntax	Opcode
[1]	MOV Smem, BK03	1101 1100 AAAA AAAI 1001 xx10
[2]	MOV Smem, BK47	1101 1100 AAAA AAAI 1010 xx10
[3]	MOV Smem, BKC	1101 1100 AAAA AAAI 1011 xx10
[4]	MOV Smem, BSA01	1101 1100 AAAA AAAI 0010 xx10
[5]	MOV Smem, BSA23	1101 1100 AAAA AAAI 0011 xx10
[6]	MOV Smem, BSA45	1101 1100 AAAA AAAI 0100 xx10
[7]	MOV Smem, BSA67	1101 1100 AAAA AAAI 0101 xx10
[8]	MOV Smem, BSAC	1101 1100 AAAA AAAI 0110 xx10
[9]	MOV Smem, BRC0	1101 1100 AAAA AAAI x001 xx11
[10]	MOV Smem, BRC1	1101 1100 AAAA AAAI x010 xx11
[11]	MOV Smem, CDP	1101 1100 AAAA AAAI 0001 xx10
[12]	MOV Smem, CSR	1101 1100 AAAA AAAI x000 xx11
[13]	MOV Smem, DP	1101 1100 AAAA AAAI 0000 xx10
[14]	MOV Smem, DPH	1101 1100 AAAA AAAI 1100 xx10
[15]	MOV Smem, PDP	1101 1100 AAAA AAAI 1111 xx10
[16]	MOV Smem, SP	1101 1100 AAAA AAAI 0111 xx10
[17]	MOV Smem, SSP	1101 1100 AAAA AAAI 1000 xx10
[18]	MOV Smem, TRN0	1101 1100 AAAA AAAI x011 xx11
[19]	MOV Smem, TRN1	1101 1100 AAAA AAAI x100 xx11
[20]	MOV dbl(Lmem), RETA	1110 1101 AAAA AAAI xxxx 011x

SWPU067E 5-370 Instruction Set Descriptions

# MOV

# Load CPU Register with Immediate Value

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV k12, BK03	Yes	3	1	AD
[2]	MOV k12, BK47	Yes	3	1	AD
[3]	MOV k12, BKC	Yes	3	1	AD
[4]	MOV k12, BRC0	Yes	3	1	AD
[5]	MOV k12, BRC1	Yes	3	1	AD
[6]	MOV k12, CSR	Yes	3	1	AD
[7]	MOV k7, DPH	Yes	3	1	AD
[8]	MOV k9, PDP	Yes	3	1	AD
[9]	MOV k16, BSA01	No	4	1	AD
[10]	MOV k16, BSA23	No	4	1	AD
[11]	MOV k16, BSA45	No	4	1	AD
[12]	MOV k16, BSA67	No	4	1	AD
[13]	MOV k16, BSAC	No	4	1	AD
[14]	MOV k16, CDP	No	4	1	AD
[15]	MOV k16, DP	No	4	1	AD
[16]	MOV k16, SP	No	4	1	AD
[17]	MOV k16, SSP	No	4	1	AD

Opcode

See Table 5-2 (page 5-372).

**Operands** 

kx

**Description** 

This instruction loads the unsigned constant, kx, to the destination CPU register. This instruction uses a dedicated datapath independent of the A-unit ALU and the D-unit operators to perform the operation. The constant is zero extended to the bitwidth of the destination CPU register.

For instruction [5], when BRC1 is loaded, the block repeat save register (BRS1) is also loaded with the same value.

The operation is performed in the address phase of the pipeline.

Affected by none

Affects none

Repeat Instruction [15] cannot be repeated; all other instructions can be repeated.

See Also See the following other related instructions:

MOV (Load CPU Register from Memory)

Table 5–2. Opcodes for Load CPU Register with Immediate Value Instruction

No.	Syntax	Opcode
[1]	MOV k12, BK03	0001 011E kkkk kkkk kkkk 0100
[2]	MOV k12, BK47	0001 011E kkkk kkkk kkkk 0101
[3]	MOV k12, BKC	0001 011E kkkk kkkk kkkk 0110
[4]	MOV k12, BRC0	0001 011E kkkk kkkk kkkk 1001
[5]	MOV k12, BRC1	0001 011E kkkk kkkk kkkk 1010
[6]	MOV k12, CSR	0001 011E kkkk kkkk kkkk 1000
[7]	MOV k7, DPH	0001 011E xxxx xkkk kkkk 0000
[8]	MOV k9, PDP	0001 011E xxxk kkkk kkkk 0011
[9]	MOV k16, BSA01	0111 1000 kkkk kkkk kkkk kkkk xxx0 011x
[10]	MOV k16, BSA23	0111 1000 kkkk kkkk kkkk kkkk xxx0 100x
[11]	MOV k16, BSA45	0111 1000 kkkk kkkk kkkk kkkk xxx0 101x
[12]	MOV k16, BSA67	0111 1000 kkkk kkkk kkkk kkkk xxx0 110x
[13]	MOV k16, BSAC	0111 1000 kkkk kkkk kkkk kkkk xxx0 111x
[14]	MOV k16, CDP	0111 1000 kkkk kkkk kkkk kkkk xxx0 010x
[15]	MOV k16, DP	0111 1000 kkkk kkkk kkkk kkkk xxx0 000x
[16]	MOV k16, SP	0111 1000 kkkk kkkk kkkk kkkk xxx1 000x
[17]	MOV k16, SSP	0111 1000 kkkk kkkk kkkk kkkk xxx0 001x

5-372 Instruction Set Descriptions SWPU067E

# Load Extended Auxiliary Register from Memory

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV dbl(Lmen	n <b>),</b> XAdst		No	3	1	Х
Opcod	e		1110	) 1101 AA	AA AA	AI XDD	DD 1111
Operar	nds	Lmem, XAdst					
Descri	ption		loads the lower 23 bit n) to the 23-bit destina			•	
		XAdst = dbl(	Lmem)				
Status	Bits	Affected by	none				
		Affects	none				
Repeat	:	This instruction	can be repeated.				
See Als	so	See the followi	ng other related instru	ıctions:			
		☐ AMAR (Mo	odify Extended Auxilia	ry Register Co	ontent)		
		☐ AMOV (Lo	ad Extended Auxiliary	Register with	Imme	diate Val	ue)

## Example

Syntax	Description
MOV dbl(*AR3), XAR1	The 7 lowest bits of the content at the location addressed by AR3 and the 16 bits
	of the content at the location addressed by AR3 + 1 are loaded into XAR1.

☐ MOV (Move Extended Auxiliary Register Content)

☐ MOV (Store Extended Auxiliary Register Content to Memory)

Before		After	
XAR1	00 0000	XAR1	12 OFD3
AR3	0200	AR3	0200
200	3492	200	3492
201	0FD3	201	0FD3

## Load Memory with Immediate Value

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV K8, Smem	No	3	1	Χ
[2]	MOV K16, Smem	No	4	1	X

 Opcode
 K8
 1110
 0110
 AAAA
 AAAI
 KKKK
 KKKK

 K16
 1111
 1011
 AAAA
 AAAI
 KKKK
 KKKK
 KKKK
 KKKK

Operands Kx, Smem

**Description** These instructions initialize a data memory location. These instructions store

an 8-bit signed constant, K8, or a 16-bit signed constant, K16, to a memory (Smem) location. They use a dedicated datapath to perform the operation.

For instruction [1], the immediate value is always signed extended to 16 bits

before being stored in memory.

Status Bits Affected by none

Affects none

**Repeat** Both instructions [1] and [2] can be repeated.

**See Also** See the following other related instructions:

#### **Example**

Syntax	Description
MOV #248, *(#0501h)	The signed 16-bit value (248) is loaded to address 501h.

 Before
 After

 0501
 FC00
 0501
 F800

## Move Accumulator Content to Auxiliary or Temporary Register

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV HI(ACx), TAx	Yes	2	1	Х
Opcod	e	010	0 01	.0E   00S	SS FDDD
Operar	nds ACx, TAx				

Description This instruction moves the high part of the accumulator, ACx(31–16), to the

destination auxiliary or temporary register (TAx):

TAx = HI(ACx)

The 16-bit move operation is performed in the A-unit ALU.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by M40 Affects none

Repeat This instruction can be repeated.

See Also See the following other related instructions:

☐ MOV (Move Accumulator, Auxiliary, or Temporary Register Content)

☐ MOV (Move Auxiliary or Temporary Register Content to Accumulator)

Syntax	Description
MOV HI(AC0), AR2	The content of AC0(31–16) is copied to AR2.

Befor	e	After	After			
AC0	01 E500 0030	AC0	01 E500 0030			
AR2	0200	AR2	E500			

## Move Accumulator, Auxiliary, or Temporary Register Content

#### **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV src, dst			Yes	2	1	Х
Opcod	e			001	LO 00	)1E FSS	SS FDDD
Opera	nds	dst, src		•		·	
Descri	ption	This instructi	on moves the content st) register:	of the sou	ırce (s	src) regis	ster to the
		dst = src					
		When the	e destination (dst) registe	er is an accui	mulato	r:	
		■ The 40-bit move operation is performed in the D-unit ALU.					
		■ Durin M40:	g the 40-bit move operati	on, an overfl	ow is d	letected a	ccording to
		the destination accumulator overflow status bit (ACOVx) is set.					
		the destination register (ACx) is saturated according to SATD.					
		If the source (src) register is an auxiliary or temporary register, the 16 LSBs of the source register are sign extended to 40 bits according to SXMD.					
		☐ When the destination (dst) register is an auxiliary or temporary register:					
		■ The 1	6-bit move operation is	performed in	the A	-unit ALU	١.
			source (src) register is mulator are used to perfo			the 16 L	SBs of the
		Compatibilit	y with C54x devices (C	54CM = 1)			
		When this ins	truction is executed with	M40 = 0, cc	mpatil	oility is er	nsured.
Status	Bits	Affected by	M40, SATD, SXMD				
		Affects	ACOVx				
Repea	t	This instruction can be repeated.					
See Al	so	See the follow	ving other related instruc	tions:			
		☐ MOV (Mo	ove Accumulator Content	t to Auxiliary	or Ten	nporary F	Register)

☐ MOV (Move Auxiliary or Temporary Register Content to Accumulator) ☐ MOV (Move Auxiliary or Temporary Register Content to CPU Register)

Syntax	Description
MOV AC0, AC1	The content of AC0 is copied to AC1. Because an overflow occurred, ACOV1 is set to 1.

Before		After	
AC0	01 E500 0030	AC0	01 E500 0030
AC1	00 2800 0200	AC1	01 E500 0030
M40	0	M40	0
SATD	0	SATD	0
ACOV1	0	ACOV1	1

## Move Auxiliary or Temporary Register Content to Accumulator

## **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline		
[1]	MOV TAx, HI	(ACx <b>)</b>		Yes	2	1	Х		
Opcod	le			010	01 00	)1E FSS	SS 00DD		
Opera	nds	ACx, TAx							
Descri	ption		This instruction moves the content of the auxiliary or temporary register (TAx) to the high part of the accumulator, ACx(31–16):						
		HI(ACx) = TX	Αx						
		☐ The 16-bi	move operation is perfo	ormed in the	D-unit	t ALU.			
		During the M40:	e 16-bit move operation	, an overflow	v is de	tected a	ccording to		
		■ the de	estination accumulator o	verflow statu	us bit (	ACOVx) i	s set.		
		■ the de	estination accumulator (A	ACx) is satu	rated a	ccording	to SATD.		
		<del>-</del>	rce (src) register is are of the source register are	-			-		
		Compatibility	with C54x devices (C	54CM = 1)					
		When this ins	ruction is executed with	M40 = 0, cc	mpatil	oility is er	sured.		
Status	Bits	Affected by	M40, SATD, SXMD						
		Affects	ACOVx						
Repea	t	This instructio	n can be repeated.						
See Al	so	See the follow	ing other related instruc	tions:					
		☐ MOV (Mo	ve Accumulator Content	to Auxiliary	or Ten	nporary F	Register)		
		☐ MOV (Mo	ve Accumulator, Auxiliar	y, or Tempo	rary Re	egister Co	ontent)		

## **Example**

Syntax	Description
MOV T0, HI(AC0)	The content of T0 is copied to AC0(31–16).

☐ MOV (Move Extended Auxiliary Register Content)

☐ MOV (Move Auxiliary or Temporary Register Content to CPU Register)

#### Move Auxiliary or Temporary Register Content to CPU Register

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV TAx, BRC0	Yes	2	1	Х
[2]	MOV TAx, BRC1	Yes	2	1	X
[3]	MOV TAX, CDP	Yes	2	1	X
[4]	MOV TAX, CSR	Yes	2	1	X
[5]	MOV TAX, SP	Yes	2	1	X
[6]	MOV TAx, SSP	Yes	2	1	X

**Opcode** 

See Table 5-3 (page 5-380).

**Operands** 

TAx

Description

This instruction moves the content of the auxiliary or temporary register (TAx) to the selected CPU register. All the move operations are performed in the execute phase of the pipeline and the A-unit ALU is used to transfer the content of the registers.

There is a 3-cycle latency between SP, SSP, CDP, TAx, CSR, and BRCx update and their use in the address phase by the A-unit address generator units or by the P-unit loop control management.

For instruction [2] when BRC1 is loaded with the content of TAx, the block repeat save register (BRS1) is also loaded with the same value.

**Status Bits** 

Affected by none

Affects

none

This instruction can be repeated.

Repeat See Also

See the following other related instructions:

- ☐ MOV (Move Accumulator Content to Auxiliary or Temporary Register)
- ☐ MOV (Move Accumulator, Auxiliary, or Temporary Register Content)
- ☐ MOV (Move Auxiliary or Temporary Register Content to Accumulator)
- ☐ MOV (Move CPU Register Content to Auxiliary or Temporary Register)

Syntax	Description
MOV T1, BRC1	The content of T1 is copied to the block repeat register (BRC1) and to the block
	repeat save register (BRS1).

Before		After	
T1	0034	T1	0034
BRC1	00EA	BRC1	0034
BRS1	00EA	BRS1	0034

Table 5–3. Opcodes for Move Auxiliary or Temporary Register Content to CPU Register Instruction

No.	Syntax	Opcode
[1]	MOV TAx, BRC0	0101 001E FSSS 1110
[2]	MOV TAx, BRC1	0101 001E FSSS 1101
[3]	MOV TAX, CDP	0101 001E FSSS 1010
[4]	MOV TAX, CSR	0101 001E FSSS 1100
[5]	MOV TAX, SP	0101 001E FSSS 1000
[6]	MOV TAx, SSP	0101 001E FSSS 1001

5-380 Instruction Set Descriptions SWPU067E

## Move CPU Register Content to Auxiliary or Temporary Register

#### **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	MOV BRC0, TAx	Yes	2	1	Х
[2]	MOV BRC1, TAx	Yes	2	1	X
[3]	MOV CDP, TAX	Yes	2	1	X
[4]	MOV SP, TAx	Yes	2	1	X
[5]	MOV SSP, TAX	Yes	2	1	X
[6]	MOV RPTC, TAX	Yes	2	1	Х

**Opcode** See Table 5–4 (page 5-382).

**Operands** TAx

Description

This instruction moves the content of the selected CPU register to the auxiliary or temporary register (TAx). All the move operations are performed in the execute phase of the pipeline and the A-unit ALU is used to transfer the content of the registers.

For instructions [1] and [2], BRCx is decremented in the address phase of the last instruction of a loop. These instructions have a 3-cycle latency requirement versus the last instruction of a loop.

For instructions [3], [4], and [5], there is a 3-cycle latency between SP, SSP, CDP, and TAx update and their use in the address phase by the A-unit address generator units or by the P-unit loop control management.

Status Bits Affected by none

Affects none

**Repeat** Instruction [6] cannot be repeated; all other instructions can be repeated.

**See Also** See the following other related instructions:

- ☐ MOV (Move Accumulator Content to Auxiliary or Temporary Register)

Syntax	Description
MOV BRC1, T1	The content of block repeat register (BRC1) is copied to T1.

Before		After			
T1	0034	T1	00EA		
BRC1	00EA	BRC1	00EA		

Table 5–4. Opcodes for Move CPU Register Content to Auxiliary or Temporary Register Instruction

No.	Syntax	Opcode
[1]	MOV BRCO, TAX	0100 010E 1100 FDDD
[2]	MOV BRC1, TAx	0100 010E 1101 FDDD
[3]	MOV CDP, TAX	0100 010E 1010 FDDD
[4]	MOV SP, TAX	0100 010E 1000 FDDD
[5]	MOV SSP, TAX	0100 010E 1001 FDDD
[6]	MOV RPTC, TAX	0100 010E 1110 FDDD

5-382 Instruction Set Descriptions SWPU067E

# Move Extended Auxiliary Register Content

## **Syntax Characteristics**

-						Parallel			
No.	Syntax					Enable Bit	Size	Cycles	Pipeline
[1]	MOV xsrc, xdst					No	2	1	Х
Opcode						100	01 00	00 XSS	S XDDD
Operands		xds	st, xsrc					•	
Descrip	otion			on moves the	e content	of the soul	rce reç	gister (xs	rc) to the
		xds	st = xsrc						
				destination gister (xsrc) i	•	•		•	•
			■ The 2	3-bit move op	eration is	performed in	the D	unit ALU	
			■ The u	pper bits of A	Cx are fille	ed with 0.			
				e source reg n register (xd:	•	•		,	•
			■ The 2	3-bit move op	eration is	performed in	the A	unit ALU	
			■ The lo	ower 23 bits o	f ACx are l	loaded into x	dst.		
				h the source re tors, the Move bled.	•	,		•	` ,
Status	Bits	Aff	ected by	none					
		Aff	ects	none					
Repeat		Thi	is instructio	n can be repe	eated.				
See Als	80	Se	e the follow	ing other rela	ted instruc	tions:			
			AMAR (M	odify Extende	d Auxiliary	Register Co	ontent)		
			AMOV (Lo	oad Extended	Auxiliary I	Register with	Imme	diate Val	ue)
			MOV (Loa	ad Extended A	Auxiliary Re	egister from	Memoi	<b>-</b> y)	
			MOV (Sto	re Extended	Auxiliary R	egister Cont	ent to I	Memory)	
Examp	le								

Syntax	Description
MOV AC0, XAR1	The lower 23 bits of AC0 are loaded into XAR1.

## Move Memory to Memory

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV Cmem, Smem	No	3	1	Х
[2]	MOV Smem, Cmem	No	3	1	Х
[3]	MOV Cmem, dbl(Lmem)	No	3	1	Х
[4]	MOV dbl(Lmem), Cmem	No	3	1	X
[5]	MOV dbl(Xmem), dbl(Ymem)	No	3	1	X
[6]	MOV Xmem, Ymem	No	3	1	Х

**Description** These instructions store the content of a memory location to a memory location. They use a dedicated datapath to perform the operation. **Status Bits** Affected by none Affects none See Also See the following other related instructions: ☐ MOV (Store Accumulator, Auxiliary, or Temporary Register Content to Memory) ☐ MOV (Store Accumulator Content to Memory) ☐ MOV (Store Auxiliary or Temporary Register Pair Content to Memory) ☐ MOV (Store CPU Register Content to Memory) 

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV Cmem, Smem	No	3	1	Х

Opcode | 1110 1111 | AAAA AAAI | xxxx 00mm

Operands Cmem, Smem

**Description** This instruction stores the content of a data memory operand Cmem,

addressed using the coefficient addressing mode, to a memory (Smem)

location:

Smem = Cmem

For this instruction, the Cmem operand is not accessed through the BB bus. On all C55x-based devices, the Cmem operand may be mapped in external

or internal memory space.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV *CDP, *(#0500h)	The content addressed by the coefficient data pointer register (CDP) is copied to
	address 0500h.

Before		After	
*CDP	3400	*CDP	3400
500	0000	500	3400

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV Smem, Cmem	No	3	1	Х

Opcode | 1110 1111 | AAAA AAAI | xxxx 01mm

Operands Cmem, Smem

**Description** This instruction stores the content of a memory (Smem) location to a data

memory location (Cmem) addressed using the coefficient addressing mode:

Cmem = Smem

For this instruction, the Cmem operand is not accessed through the BB bus. On all C55x-based devices, the Cmem operand may be mapped in external

or internal memory space.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV *AR3, *CDP	The content addressed by AR3 is copied in the location addressed by the coefficient data pointer register (CDP).

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MOV Cmem, dbl(Lmem)	No	3	1	Χ

Opcode | 1110 1111 | AAAA AAAI | xxxx 10mm

Operands Cmem, Lmem

**Description** This instruction stores the content of two consecutive data memory (Cmem)

locations, addressed using the coefficient addressing mode, to two

consecutive data memory (Lmem) locations:

Lmem = dbl(Cmem)

For this instruction, the Cmem operand is not accessed through the BB bus. On all C55x-based devices, the Cmem operand may be mapped in external

or internal memory space.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV *(CDP + T0), dbl(*AR1)	The content (long word) addressed by the coefficient data pointer register (CDP) and CDP + 1 is copied in the location addressed by AR1 and AR1 + 1, respectively. After the memory store, CDP is incremented by the content of T0 (5).

Before		After	
TO	0005	TO	0005
CDP	0200	CDP	0205
AR1	0300	AR1	0300
200	3400	200	3400
201	0FD3	201	0FD3
300	0000	300	3400
301	0000	301	0FD3

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MOV dbl(Lmem), Cmem	No	3	1	Х

Opcode 1110 1111 AAAA AAAI xxxx 11mm

Operands Cmem, Lmem

**Description** This instruction stores the content of two consecutive data memory (Lmem)

locations to two consecutive data memory (Cmem) locations addressed using

the coefficient addressing mode:

dbl(Cmem) = Lmem

For this instruction, the Cmem operand is not accessed through the BB bus. On all C55x-based devices, the Cmem operand may be mapped in external

or internal memory space.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
	The content (long word) addressed by AR3 and AR3 + 1 is copied in the location addressed by the coefficient data pointer register (CDP) and CDP + 1, respectively. Because this instruction is a long-operand instruction, AR3 is incremented by 2 after the execution.

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	MOV dbl(Xmem), dbl(Ymem)	No	3	1	Х

**Opcode** | 1000 0000 | XXXM MMYY | YMMM 00xx

Operands Xmem, Ymem

**Description** This instruction stores the content of two consecutive data memory (Xmem)

locations, addressed using the dual addressing mode, to two consecutive data

memory (Ymem) locations:

dbl(Ymem) = dbl(Xmem)

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV dbl(*AR0), dbl(*AR1)	The content addressed by AR0 is copied in the location addressed by AR1 and the content addressed by AR0 + 1 is copied in the location addressed by AR1 + 1.

Before		After	
AR0	0300	AR0	0300
AR1	0400	AR1	0400
300	3400	300	3400
301	0FD3	301	0FD3
400	0000	400	3400
401	0000	401	0FD3

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	MOV Xmem, Ymem	No	3	1	Х

**Opcode** | 1000 0000 | XXXM MMYY | YMMM 01xx

Operands Xmem, Ymem

**Description** This instruction stores the content of data memory (Xmem) location,

addressed using the dual addressing mode, to data memory (Ymem) location:

Ymem = Xmem

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV *AR5, *AR3	The content addressed by AR5 is copied in the location addressed by AR3.

## Store Accumulator Content to Memory

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV HI(ACx), Smem	No	2	1	Х
[2]	MOV [rnd(]HI(ACx)[)], Smem	No	3	1	X
[3]	MOV ACx << Tx, Smem	No	3	1	X
[4]	MOV [rnd(]HI(ACx << Tx)[)], Smem	No	3	1	Х
[5]	MOV ACx << #SHIFTW, Smem	No	3	1	X
[6]	MOV HI(ACx << #SHIFTW), Smem	No	3	1	Х
[7]	MOV [rnd(]HI(ACx << #SHIFTW)[)], Smem	No	4	1	X
[8]	MOV [uns()[rnd()]HI[(saturate](ACx)[)))], Smem	No	3	1	Х
[9]	MOV [uns()[rnd()]HI[(saturate](ACx << Tx)[)))], Smem	No	3	1	Х
[10]	MOV [uns()[rnd()]HI[(saturate](ACx << #SHIFTW)[)))], Smem	No	4	1	X
[11]	MOV ACx, dbl(Lmem)	No	3	1	X
[12]	MOV [uns(]saturate(ACx)[)], dbl(Lmem)	No	3	1	X
[13]	MOV ACx >> #1, dual(Lmem)	No	3	1	X
[14]	MOV ACx, Xmem, Ymem	No	3	1	X

**Description** This instruction stores the content of the selected accumulator (ACx) to a

memory (Smem) location, to a data memory operand (Lmem), or to dual data

memory operands (Xmem and Ymem).

Status Bits Affected by C54CM, RDM, SXMD

Affects none

See Also	Se	e the following other related instructions:
		ADD::MOV (Addition with Parallel Store Accumulator Content to Memory)
		MACM::MOV (Multiply and Accumulate with Parallel Store Accumulator Content to Memory)
		MASM::MOV (Multiply and Subtract with Parallel Store Accumulator Content to Memory)
		MOV (Load Accumulator, Auxiliary, or Temporary Register from Memory)
		MOV (Store Accumulator Pair Content to Memory)
		MOV (Store Accumulator, Auxiliary, or Temporary Register Content to Memory)
		MOV (Store Auxiliary or Temporary Register Pair Content to Memory)
		MOV::MOV (Load Accumulator from Memory with Parallel Store Accumulator Content to Memory)
		MPYM::MOV (Multiply with Parallel Store Accumulator Content to Memory)
		SUB::MOV (Subtraction with Parallel Store Accumulator Content to Memory)

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV HI(ACx), Smem	No	2	1	Х
Opcode	9	1011	118	SS AAA	A AAAI

ACx, Smem **Operands** 

Description This instruction stores the high part of the accumulator, ACx(31-16), to the

memory (Smem) location:

Smem = HI(ACx)

The store operation to the memory location uses a dedicated path

independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
MOV HI(AC0), *AR3	The content of AC0(31–16) is stored at the location addressed by AR3.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MOV [rnd(]HI(ACx)[)], Smem	No	3	1	Х

#### Opcode

1110 1000 AAAA AAAI SSxx x0x%

#### **Operands**

ACx, Smem

#### Description

This instruction stores the high part of the accumulator, ACx(31–16), to the memory (Smem) location:

Smem = HI(rnd(ACx))

Rounding is performed in the D-unit shifter according to RDM, if the optional rnd keyword is applied to the input operand.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1, overflow detection at the output of the shifter consists of checking if the sign of the input operand is identical to the most-significant bits of the 40-bit result of the shift and round operation:

☐ If the SST bit = 1 and the SXMD bit = 0, then the saturate, rnd, and uns keywords are applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

Smem = HI(saturate(uns(rnd(ACx))))

☐ If the SST bit = 1 and the SXMD bit = 1, then only the saturate and rnd keywords are applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

Smem = HI(saturate(rnd(ACx)))

- ☐ If the optional uns keyword is applied to the input operand, then bits 39–32 of the result are compared to 0.
- ☐ If the optional uns keyword is not applied to the input operand, then bits 39–31 of the result are compared to bit 39 of the input operand and SXMD.

#### **Status Bits**

Affected by

C54CM, RDM, SST, SXMD

Affects

none

#### Repeat

This instruction can be repeated.

Syntax	Description
MOV rnd(HI(AC0)), *AR3	The content of AC0(31–16) is rounded and stored at the location addressed by AR3.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MOV ACx << Tx, Smem	No	3	1	Χ

## Opcode

1110 0111 AAAA AAAI SSss 00xx

## **Operands**

ACx, Smem, Tx

#### Description

This instruction shifts the accumulator, ACx, by the content of Tx and stores the low part of the accumulator, ACx(15–0), to the memory (Smem) location:

$$Smem = LO(ACx << Tx)$$

If the 16-bit value in Tx is not within -32 to +31, the shift is saturated to -32 or +31 and the shift is performed with this value. The input operand is shifted in the D-unit shifter according to SXMD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1, the 6 LSBs of Tx determine the shift quantity. The 6 LSBs of Tx define a shift quantity within -32 to +31. When the 16-bit value in Tx is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

☐ If the SST bit = 1 and the SXMD bit = 0, then the saturate and uns keywords are applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

Smem = LO(saturate(uns(ACx << Tx)))

☐ If the SST bit = 1 and the SXMD bit = 1, then only the saturate keyword is applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

Smem = LO(saturate(ACx << Tx))

#### **Status Bits**

Affected by

C54CM, RDM, SST, SXMD

Affects

none

#### Repeat

This instruction can be repeated.

Syntax	Description
MOV AC0 << T0, *AR3	The content of AC0 is shifted by the content of T0 and AC0(15–0) is stored at the location addressed by AR3.

#### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MOV [rnd(]HI(ACx << Tx)[)], Smem		No	3	1	Х
Opcode	<del>-</del>	1110	0111 AAA	A AA	AI SSs	= 10x%

#### **Operands**

ACx, Smem, Tx

#### **Description**

This instruction shifts the accumulator, ACx, by the content of Tx and stores high part of the accumulator, ACx(31-16), to the memory (Smem) location:

Smem = HI(rnd(ACx << Tx))</pre>

If the 16-bit value in Tx is not within -32 to +31, the shift is saturated to -32 or +31 and the shift is performed with this value. The input operand is shifted in the D-unit shifter according to SXMD. Rounding is performed in the D-unit shifter according to RDM, if the optional rnd keyword is applied to the input operand.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1, the 6 LSBs of Tx determine the shift quantity. The 6 LSBs of Tx define a shift quantity within -32 to +31. When the 16-bit value in Tx is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

☐ If the SST bit = 1 and the SXMD bit = 0, then the saturate, rnd, and uns keywords are applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

Smem = HI(saturate(uns(rnd(ACx << Tx))))

☐ If the SST bit = 1 and the SXMD bit = 1, then only the saturate and rnd keywords are applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

Smem = HI(saturate(rnd(ACx << Tx)))

Status Bits Affected by C54CM, RDM, SST, SXMD

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV rnd(HI(AC0 << T0)), *AR3	The content of AC0 is shifted by the content of T0, is rounded, and AC0(31–16) is stored at the location addressed by AR3.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	MOV ACx << #SHIFTW, Smem	No	3	1	Х

#### **Opcode**

1110 1001 AAAA AAAI SSSH IFTW

#### **Operands**

ACx, SHIFTW, Smem

#### **Description**

This instruction shifts the accumulator, ACx, by the 6-bit value, SHIFTW, and stores the low part of the accumulator, ACx(15–0), to the memory (Smem) location:

Smem = LO(ACx << #SHIFTW)</pre>

The input operand is shifted by the 6-bit value in the D-unit shifter according to SXMD

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1, overflow detection at the output of the shifter consists of checking if the sign of the input operand is identical to the most-significant bits of the 40-bit result of the shift and round operation:

☐ If the SST bit = 1 and the SXMD bit = 0, then the saturate and uns keywords are applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

Smem = LO(saturate(uns(ACx << #SHIFTW)))

☐ If the SST bit = 1 and the SXMD bit = 1, then only the saturate keyword is applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

Smem = LO(saturate(ACx << #SHIFTW))

- ☐ If the optional uns keyword is applied to the input operand, then bits 39–32 of the result are compared to 0.
- ☐ If the optional uns keyword is not applied to the input operand, then bits 39–31 of the result are compared to bit 39 of the input operand and SXMD.

**Status Bits** 

Affected by

C54CM, RDM, SST, SXMD

Affects

none

#### Repeat

This instruction can be repeated.

Syntax	Description
,	The content of AC0 is shifted left by 31 bits and AC0(15–0) is stored at the location addressed by AR3.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	MOV HI(ACx << #SHIFTW), Smem	No	3	1	X

## Opcode

1110 1010 AAAA AAAI SSSH IFTW

#### **Operands**

ACx, SHIFTW, Smem

#### **Description**

This instruction shifts the accumulator, ACx, by the 6-bit value, SHIFTW, and stores the high part of the accumulator, ACx(31–16), to the memory (Smem) location:

Smem = HI(ACx << #SHIFTW)</pre>

The input operand is shifted by the 6-bit value in the D-unit shifter according to SXMD.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1, overflow detection at the output of the shifter consists of checking if the sign of the input operand is identical to the most-significant bits of the 40-bit result of the shift and round operation:

☐ If the SST bit = 1 and the SXMD bit = 0, then the saturate and uns keywords are applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

Smem = HI(saturate(uns(ACx << #SHIFTW)))

☐ If the SST bit = 1 and the SXMD bit = 1, then only the saturate keyword is applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

Smem = HI(saturate(ACx << #SHIFTW)))

☐ If the optional uns keyword is applied to the input operand, then bits 39–32 of the result are compared to 0.

☐ If the optional uns keyword is not applied to the input operand, then bits 39–31 of the result are compared to bit 39 of the input operand and SXMD.

#### **Status Bits**

Affected by

C54CM, RDM, SST, SXMD

Affects

none

#### Repeat

This instruction can be repeated.

Syntax	Description
MOV HI(AC0 << #31), *AR3	The content of AC0 is shifted left by 31 bits and AC0(31–16) is stored at the location addressed by AR3.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[7]	MOV [rnd(]HI(ACx << #SHIFTW)[)], Smem	No	4	1	Χ

#### **Opcode**

1111 1010 AAAA AAAI xxSH IFTW SSxx x0x%

#### **Operands**

ACx, SHIFTW, Smem

#### Description

This instruction shifts the accumulator, ACx, by the 6-bit value, SHIFTW, and stores the high part of the accumulator, ACx(31–16), to the memory (Smem) location:

```
Smem = HI(rnd(ACx << #SHIFTW))</pre>
```

The input operand is shifted by the 6-bit value in the D-unit shifter according to SXMD. Rounding is performed in the D-unit shifter according to RDM, if the optional rnd keyword is applied to the input operand.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1, overflow detection at the output of the shifter consists of checking if the sign of the input operand is identical to the most-significant bits of the 40-bit result of the shift and round operation:

☐ If the SST bit = 1 and the SXMD bit = 0, then the saturate, rnd, and uns keywords are applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

Smem = HI(saturate(uns(rnd(ACx << #SHIFTW))))

☐ If the SST bit = 1 and the SXMD bit = 1, then only the saturate and rnd keywords are applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

Smem = HI(saturate(rnd(ACx << #SHIFTW)))

- ☐ If the optional uns keyword is applied to the input operand, then bits 39–32 of the result are compared to 0.
- ☐ If the optional uns keyword is not applied to the input operand, then bits 39–31 of the result are compared to bit 39 of the input operand and SXMD.

#### Status Bits

Affected by C54CM, RDM, SST, SXMD

Affects none

# Repeat

This instruction can be repeated.

Syntax	Description
, , , , , , , , , , , , , , , , , , ,	The content of AC0 is shifted left by 31 bits, is rounded, and AC0(31–16) is stored at the location addressed by AR3.

#### **Syntax Characteristics**

No.	Syntax		Paral Enable		Size	Cycles	Pipeline
[8]	MOV [uns()[rnd()HI[(saturate](ACx)[)))], Smem		No	ı	3	1	Х
Opcode	•	1110	1000	AAAA	AAA	.I SSxx	x x1u%

#### **Operands**

ACx, Smem

#### **Description**

This instruction stores the high part of the accumulator, ACx(31–16), to the memory (Smem) location:

Smem = HI(saturate(uns(rnd(ACx))))

- ☐ When the C54CM bit = 0 or the SST bit = 0, the saturate and uns keywords are optional and can be applied or not.
- ☐ Input operands are considered signed or unsigned according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is considered unsigned.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is considered signed.
- ☐ If the optional rnd keyword is applied to the input operand, rounding is performed in the D-unit shifter according to RDM.
- ☐ When a rounding overflow is detected and if the optional saturate keyword is applied to the input operand, the 40-bit output of the operation is saturated:
  - If the optional uns keyword is applied to the input operand, saturation value is 00 FFFF FFFFh.
  - If the optional uns keyword is not applied, saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow).

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1, overflow detection at the output of the shifter consists of checking if the sign of the input operand is identical to the most-significant bits of the 40-bit result of the round operation:

☐ If the SST bit = 1 and the SXMD bit = 0, then the saturate, rnd, and uns keywords are applied to the instruction regardless of the optional keywords selected by the user.

	key	/words a /words s	bit = 1 and the SXMD bit = 1, then only the saturate and rnd are applied to the instruction regardless of the optional elected by the user, with the following syntax:  n = HI(saturate(rnd(ACx)))
		•	nal uns keyword is applied to the input operand, then bits 39–32 t are compared to 0.
	_	•	nal uns keyword is not applied to the input operand, then bits e result are compared to bit 39 of the input operand and SXMD.
Status Bits	Affecte	d by	C54CM, RDM, SST, SXMD
	Affects		none
Repeat	This in	struction	can be repeated.

Syntax	Description				
MOV uns(rnd(HI(saturate(AC0)))), *AR3	The unsigned content of AC0 is rounded, is saturated, and AC0(31–16) is stored at the location addressed by AR3.				

## **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline		
[9]	MOV [uns(][r	nd(] <b>HI</b> [(satura	ite](ACx << Tx)[)	))], Smem	No	3	1	Х		
Opcode	9			1110	0111 AAA	A AA	AI SSs	s 11u%		
Operan	ıds	ACx, Sm	ACx, Smem, Tx							
Descrip	otion		ruction shifts th		•					
		Smem = I	HI(saturate(	ıns (rnd (ACx	<< Tx))))					
			bit value in Tx i the shift is perf			shift is	saturated	d to –32 or		
		<del></del>	n the C54CM bi			saturat	e and uns	keywords		
		☐ Input	operands are	considered siç	gned or unsig	ned a	cording t	to uns.		
			f the optional ur of the memory I	•		•	perand, t	he content		
			f the optional υ content of the m	•				erand, the		
		☐ The i	nput operand i	s shifted in the	D-unit shifte	r acco	rding to S	SXMD.		
			n shifting, the squantity.	sign position o	f the input op	erand	is compa	red to the		
			f the optional comparison is p	•	• • •					
		p	f the optional performed agai signed (the sign	nst bit 31 of t	he shifted op	erand	that is c	onsidered		
			An overflow is g	enerated acco	ordingly.					
		<del></del>	e optional rnd k ormed in the D-				erand, ro	ounding is		
		<del></del>	n a shift or rour ord is applied t	•						

is saturated:

- If the optional uns keyword is applied to the input operand, saturation value is 00 FFFF FFFFh.
- If the optional uns keyword is not applied, saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow).

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1:

- ☐ If the SST bit = 1 and the SXMD bit = 0, then the saturate, rnd, and uns keywords are applied to the instruction regardless of the optional keywords selected by the user.
- ☐ If the SST bit = 1 and the SXMD bit = 1, then only the saturate and rnd keywords are applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

Smem = HI(saturate(rnd(ACx << Tx)))

- Overflow detection at the output of the shifter consists of checking if the sign of the input operand is identical to the most-significant bits of the 40-bit result of the shift and round operation.
  - If the optional uns keyword is applied to the input operand, then bits 39–32 of the result are compared to 0.
  - If the optional uns keyword is not applied to the input operand, then bits 39–31 of the result are compared to bit 39 of the input operand and SXMD.
- The 6 LSBs of Tx determine the shift quantity. The 6 LSBs of Tx define a shift quantity within −32 to +31. When the 16-bit value in Tx is between −32 to −17, a modulo 16 operation transforms the shift quantity to within −16 to −1.

Status Bits Affected by

C54CM, RDM, SST, SXMD

Affects

none

Repeat

This instruction can be repeated.

Syntax	Description
MOV uns(rnd(HI(saturate(AC0 << T0)))), *AR3	The unsigned content of AC0 is shifted by the content of T0, is rounded, is saturated, and AC0(31–16) is stored at the location addressed by AR3.

# Store Accumulator Content to Memory

# **Syntax Characteristics**

No.	Syntax						Parallel Enable Bit	Size	Cycles	Pipeline
[10]	MOV [uns	s(][rnd(] <b>HI</b> [(s	aturate](ACx	<< #SHIF	-TW <b>)</b> [)))], Sn	nem	No	4	1	Х
Opcod	de			1111	1010 AA	AA	AAAI uxSI	H IFT	W SSxx	x x1x%
Opera	nds	AC	x, SHIFTW,	Smem						
Descri	iption	sto					ACx, by the ( ACx(31–16)			
		Sme	em = HI(sat	turate(	uns(rnd(A	Cx <	<pre>&lt;&lt; #SHIFTW)</pre>	)))		
			When the Care optional				bit = $0$ , the s not.	aturate	and uns	keywords
			Input opera	ınds are	considered	l sigr	ned or unsigr	ned ac	cording t	o uns.
					•		oplied to the i		perand, th	ne content
					-		not applied to is considere			erand, the
			The input according t	-		by	the 6-bit va	lue in	the D-u	nit shifter
			When shifti	•	sign positio	n of	the input ope	erand i	s compa	red to the
				•	•		s applied to est bit 32 of the			
			perform	ned aga	inst bit 31	of th	is not appl e shifted op it 39 of the in	erand	that is co	onsidered
			■ An ove	rflow is	generated a	acco	rdingly.			
			•		•		ied to the inporting to RDI		erand, ro	ounding is
				applied t	_		s detected ar and, the 40-l			

- If the optional uns keyword is applied to the input operand, saturation value is 00 FFFF FFFFh.
- If the optional uns keyword is not applied, saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow).

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with C54CM = 1, overflow detection at the output of the shifter consists of checking if the sign of the input operand is identical to the most-significant bits of the 40-bit result of the shift and round operation.

If the SST	bit =	<ul> <li>1 and th</li> </ul>	ne S	SXMI	D bit = $0$ , the	en the satura	ate,	rnd,	and uns
keywords	are	applied	to	the	instruction	regardless	of	the	optional
keywords	seled	cted by th	ne u	ıser.					

If the SST	bit =	= 1 and th	ne S	SXM	D bit = $1$ , th	en only the	satı	urate	and rnd
keywords	are	applied	to	the	instruction	regardless	of	the	optional
keywords	selec	cted by th	ne u	ıser,	with the follo	owing synta:	X:		

Smem = HI(saturate(rnd(ACx << #SHIFTW)))</pre>

If the optional uns keyword is applied to the input operand, then bits 39-32
of the result are compared to 0.

☐ If the optional uns keyword is not applied to the input operand, then bits 39–31 of the result are compared to bit 39 of the input operand and SXMD.

Status Bits Affected by C54CM, RDM, SST, SXMD

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV uns(rnd(HI(saturate(AC0	 The unsigned content of AC0 is shifted left by 31 bits, is rounded, is saturated, and AC0(31–16) is stored at the location addressed by AR3.

# Store Accumulator Content to Memory

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[11]	MOV ACx, dbl(Lmem)	No	3	1	Χ

**Opcode** | 1110 1011 | AAAA AAAI | xxSS 10x0

Operands ACx, Lmem

**Description** This instruction stores the content of the accumulator, ACx(31–0), to the data

memory operand (Lmem):

dbl(Lmem) = ACx

The store operation to the memory location uses a dedicated path

independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MOV AC0, dbl(*AR3)	The content of AC0 is stored at the locations addressed by AR3 and AR3 + 1.

# Store Accumulator Content to Memory

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[12]	MOV [uns(]s	aturate(	(ACx <mark>)[)], dbl(</mark> Lmem)		No	3	1	Х
Opcode				1110	1011 AAA	A AA	AI   xxS	S 10u1
Operand	ds	ACx	x, Lmem					
Descrip	tion		s instruction stores the mory operand (Lmem)		ne accumulat	or, AC	κ(31–0), t	o the data
		dbl	(Lmem) = saturate(	uns(ACx))				
			When the C54CM bit = are optional and can I		=	saturate	e and uns	keywords
			Input operands are co	onsidered sig	ned or unsig	ned ac	cording t	o uns.
			If the optional uns of the memory loc	•			perand, tl	ne content
			If the optional uncontent of the me	•				erand, the
			The 40-bit output of the	ne operation	is saturated:			
			■ If the optional uns value is 00 FFFF	•	applied to the	input	operand,	saturation
			If the optional ur 00 7FFF FFFFh overflow).	•				
			The store operation to	the memor	y location use	es the	D-unit sh	ifter.
		Cor	mpatibility with C54x	devices (C	54CM = 1)			

When this instruction is executed with C54CM = 1, overflow detection at the output of the shifter consists of checking if the sign of the input operand is identical to the most-significant bits of the 40-bit result of the shift and round operation.

☐ If the SST bit = 1 and the SXMD bit = 0, then the saturate and uns keywords are applied to the instruction regardless of the optional keywords selected by the user.

			bit = 1 and the SXMD bit = 1, then only the saturate keyword to the instruction regardless of the optional keywords selected to
		•	nal uns keyword is applied to the input operand, then bits 39–32 t are compared to 0.
		•	nal uns keyword is not applied to the input operand, then bits e result are compared to bit 39 of the input operand and SXMD.
Status Bits	Aff	ected by	C54CM, RDM, SST, SXMD
	Aff	ects	none
Repeat	Thi	s instruction	can be repeated.

Syntax	Description				
MOV uns(saturate(AC0)), dbl(*AR3)	The unsigned content of AC0 is saturated and stored at the locations addressed by AR3 and AR3 + 1.				

# Store Accumulator Content to Memory

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline			
[13]	MOV ACx >> #	#1, dual(Lmem)		No	3	1	Х			
Opcode			1110	1011 AAA	A AAZ	AI   xxS	5 1101			
Operand	ds	ACx, Lmem								
Descrip	tion	This instruction performs two store operations in parallel and is executed in the D-unit shifter:								
		, ,	II (ACx) >> #1 = LO(ACx) >> #1							
		☐ The 16 highest bits of the accumulator, ACx(31–16), shifted right by 1 bits (bit 31 is sign extended according to SXMD), are stored to the 16 highest bits of the data memory operand (Lmem).								
☐ The 16 lowest bits, ACx(15–0), shifted right by 1 bit (bit 15 is sign according to SXMD), are stored to the 16 lowest bits of the date operand (Lmem).										
Status E	Bits	Affected by	SXMD							
		Affects	none							

# Example

Repeat

Syntax	Description
MOV AC0 >> #1,dual(*AR3)	The content of AC0(31–16), shifted right by 1 bit, is stored at the location addressed by AR1 and the content of AC0(15–0), shifted right by 1 bit, is stored at the location addressed by AR1 + 1.

This instruction can be repeated.

# Store Accumulator Content to Memory

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[14]	MOV ACx, Xmem, Ymem	No	3	1	Х

Opcode

1000 0000 XXXM MMYY YMMM 10SS

Operands

ACx, Xmem, Ymem

Description

This instruction performs two store operations in parallel:

Xmem = LO(ACx):: Ymem = HI(ACx)

☐ The 16 lowest bits of the accumulator, ACx(15–0), are stored to data memory operand Xmem.

☐ The 16 highest bits, ACx(31–16), are stored to data memory operand Ymem.

**Status Bits** 

Affected by none

Affects

none

Repeat

This instruction can be repeated.

Syntax	Description
MOV AC0, *AR1, *AR2	The content of AC0(15–0) is stored at the location addressed by AR1 and the
	content of AC0(31–16) is stored at the location addressed by AR2.

Before		After		
AC0	01 4500 0030	AC0	01 4500	0030
AR1	0200	AR1		0200
AR2	0201	AR2		0201
200	3400	200		0030
201	0FD3	201		4500

# MOV

# Store Accumulator Pair Content to Memory

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV pair(HI(AC	(x)), (	dbl(Lmem)			No	3	1	Х
[2]	MOV pair(LO(A	Cx <b>))</b> ,	dbl(Lmem)			No	3	1	Χ
Descri	ption			stores the content data memory ope			cumul	ator pair,	ACx and
Status	Bits	Aff	ected by	none					
		Aff	ects	none					
See Al	so	Se	e the followi	ng other related in	nstruction	ons:			
			ADD::MOV	(Addition with Pa	rallel S	tore Accumu	lator C	ontent to	Memory)
			MACM::MC Content to	OV (Multiply and A	Accumu	ılate with Pa	rallel S	Store Acc	cumulator
			MASM::MC Content to	DV (Multiply and Memory)	Subtra	act with Par	allel S	tore Acc	cumulator
			MOV (Load	d Accumulator, Au	ıxiliary,	or Temporar	y Regi	ster from	Memory)
			MOV (Store	e Accumulator Co	ontent to	o Memory)			
			MOV (Stor Memory)	e Accumulator, A	Auxiliary	, or Tempoi	ary Re	egister C	ontent to
			MOV (Store	e Auxiliary or Tem	nporary	Register Pa	ir Con	tent to M	emory)
				/ (Load Accumi or Content to Mer		from Memo	ory wit	th Paral	lel Store
			MPYM::MC Memory)	OV (Multiply with	n Para	llel Store A	ccum	ulator Co	ontent to
			SUB::MOV Memory)	(Subtraction wi	th Para	allel Store /	Accum	ulator C	ontent to

# Store Accumulator Pair Content to Memory

# **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV pair(HI(ACx)), dbl(Lmem)		No	3	1	Х
Opcode		1110	1011 AAA	A AA	AI   XXSS	5 1110

## **Operands**

ACx, Lmem

#### Description

This instruction stores the 16 highest bits of the accumulator, ACx(31-16), to the 16 highest bits of the data memory operand (Lmem) and stores the 16 highest bits of AC(x + 1) to the 16 lowest bits of data memory operand (Lmem):

Lmem = pair(HI(ACx))

- ☐ The store operation to the memory location uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ Valid accumulators are AC0/AC1 and AC2/AC3.

#### **Status Bits**

Affected by none

Affects none

#### Repeat

This instruction can be repeated.

Syntax	Description
	The content of AC0(31–16) is stored at the location addressed by AR1 and the content of AC1(31–16) is stored at the location addressed by AR1 + 1. AR1 is incremented by 2.

Before				After			
AC0	01	4500	0030	AC0	01	4500	0030
AC1	03	5644	F800	AC1	03	5644	F800
AR1			0200	AR1			0202
200			3400	200			4500
201			0FD3	201			5644

# Store Accumulator Pair Content to Memory

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline	
[2]	MOV pair(LC	O(ACx)), dbl(Lmem)		No	3	1	Х	
Opcode	•		1110	1011 AAA	A AA	AI xxS	S 1111	
Operan	ds	ACx, Lmem						
Description		16 highest bits	This instruction stores the 16 lowest bits of the accumulator, $ACx(15-0)$ , to the 16 highest bits of the data memory operand (Lmem) and stores the 16 lowest bits of $AC(x + 1)$ to the 16 lowest bits of data memory operand (Lmem):					
		Lmem = pair(	LO(ACx))					
		<del></del>	operation to the mernt of the D-unit ALU, the	•			•	
		☐ Valid accur	nulators are AC0/AC1	and AC2/AC3	3.			
Status I	Bits	Affected by	none					
		Affects	none					

# Example

Repeat

Syntax	Description
MOV pair(LO(AC0)), dbl(*AR3)	The content of AC0(15–0) is stored at the location addressed by AR3 and
	the content of AC1(15–0) is stored at the location addressed by AR3 + 1.

This instruction can be repeated.

# MOV

Store Accumulator, Auxiliary, or Temporary Register Content to Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV src, Smem	No	2	1	Х
[2]	MOV src, high_byte(Smem)	No	3	1	X
[3]	MOV src, low_byte(Smem)	No	3	1	Х

Description This instruction stores the content of the selected source (src) register to a memory (Smem) location. **Status Bits** Affected by none Affects none See Also See the following other related instructions: ☐ ADD::MOV (Addition with Parallel Store Accumulator Content to Memory) ☐ MACM::MOV (Multiply and Accumulate with Parallel Store Accumulator Content to Memory) ☐ MASM::MOV (Multiply and Subtract with Parallel Store Accumulator Content to Memory) MOV (Load Accumulator, Auxiliary, or Temporary Register from Memory) ☐ MOV (Store Auxiliary or Temporary Register Pair Content to Memory) ☐ MOV::MOV (Load Accumulator from Memory with Parallel Store Accumulator Content to Memory)

☐ MPYM::MOV (Multiply with Parallel Store Accumulator Content to

□ SUB::MOV (Subtraction with Parallel Store Accumulator Content to

Instruction Set Descriptions

Memory)

Memory)

# Store Accumulator, Auxiliary, or Temporary Register Content to Memory

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV src, Smem	No	2	1	Х
Opcode	•	1100	FSS	S AAAA	AAAI

1100 FSSS AAAA AAAI

**Operands** 

Smem, src

Description

This instruction stores the content of the source (src) register to a memory (Smem) location:

Smem = src

- When the source register is an accumulator:
  - The low part of the accumulator, ACx(15–0), is stored to the memory location.
  - The store operation to the memory location uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the source register is an auxiliary or temporary register:
  - The content of the auxiliary or temporary register is stored to the memory location.
  - The store operation to the memory location uses a dedicated path independent of the A-unit ALU.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
MOV AC0, *(#0E10h)	The content of AC0(15–0) is stored at location E10h.

Before		After	
AC0	23 0400 6500	AC0 23 0400	0 6500
0E10	0000	0E10	6500

## Store Accumulator, Auxiliary, or Temporary Register Content to Memory

#### **Syntax Characteristics**

No.	Syntax		Parall Enable		Size (	Cycles	Pipeline
[2]	MOV src, high_byte(Smem)		No		3	1	Х
Opcode	9	1110	0101	AAAA	AAAI	FSSS	01x0

# **Operands**

Smem, src

# **Description**

This instruction stores the low byte (bits 7–0) of the source (src) register to the high byte (bits 15–8) of the memory (Smem) location. The low byte (bits 7–0) of Smem is unchanged:

high\_byte(Smem) = src

- ☐ When the source register is an accumulator:
  - The low part of the accumulator, ACx(7–0), is stored to the high byte of the memory location.
  - The store operation to the memory location uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the source register is an auxiliary or temporary register:
  - The low part (bits 7–0) content of the auxiliary or temporary register is stored to the high byte of the memory location.
  - The store operation to the memory location uses a dedicated path independent of the A-unit ALU.
- ☐ In this instruction, Smem **cannot** reference to a memory-mapped register (MMR). This instruction cannot access a byte within an MMR. If Smem is an MMR, the DSP sends a hardware bus-error interrupt (BERRINT) request to the CPU.

**Status Bits** 

Affected by none

Affects none

Repeat

This instruction can be repeated.

Syntax	Description
MOV AC1, high_byte(*AR1)	The content of AC1(7–0) is stored in the high byte (bits 15–8) at the location addressed by AR1.

Before			After			
AC1	20 FC00	6788	AC1	20	FC00	6788
AR1		0200	AR1			0200
200		6903	200			8803

## Store Accumulator, Auxiliary, or Temporary Register Content to Memory

## **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MOV src, low_byte(Smem)		No	3	1	Х
Opcode	•	1110	0101 AAA	A AAA	AI FSSS	01x1

#### **Operands**

Smem, src

#### Description

This instruction stores the low byte (bits 7-0) of the source (src) register to the low byte (bits 7-0) of the memory (Smem) location. The high byte (bits 15-8) of Smem is unchanged:

low\_byte(Smem) = src

- ☐ When the source register is an accumulator:
  - The low part of the accumulator, ACx(7–0), is stored to the low byte of the memory location.
  - The store operation to the memory location uses a dedicated path independent of the D-unit ALU, the D-unit shifter, and the D-unit MACs.
- ☐ When the source register is an auxiliary or temporary register:
  - The low part (bits 7–0) content of the auxiliary or temporary register is stored to the low byte of the memory location.
  - The store operation to the memory location uses a dedicated path independent of the A-unit ALU.
- ☐ In this instruction, Smem **cannot** reference to a memory-mapped register (MMR). This instruction cannot access a byte within an MMR. If Smem is an MMR, the DSP sends a hardware bus-error interrupt (BERRINT) request to the CPU.

Status Bits

Affected by none

Affects none

Repeat

This instruction can be repeated.

Syntax	Description
	The content of AC0(7–0) is stored in the low byte (bits 7–0) at the location addressed by AR3.

# MOV

Store Auxiliary or Temporary Register Pair Content to Memory

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV pair(TAx	, dbl	(Lmem)			No	3	1	Х
Opcode	)				1110	1011 AAA	A AA	AI FSS	S 1100
Operan	ds	TA	x, Lmem						
Descrip	otion	to 1	the 16 highe	stores the conest bits of the (c+1) to the 16	data me	mory operan	d (Lme	em) and	stores the
				operation to the operation to the operation to the A-unit		nory location	uses	a dedica	ated path
			Valid auxilia	ary registers ar	e AR0, /	AR2, AR4, ar	nd AR6	5.	
			Valid tempo	orary registers	are T0 a	and T2.			
Status I	Bits	Aff	ected by	none					
		Aff	ects	none					
Repeat		Thi	s instruction	can be repeat	ed.				
See Als	<b>60</b>	Se	e the followi	ng other relate	d instruc	tions:			
			MOV (Load	d Accumulator,	Auxiliary	, or Tempora	ry Reg	ister from	Memory)
			MOV (Stor Memory)	e Accumulator	, Auxilia	ry, or Tempo	rary R	degister C	Content to
Exampl	е								

Syntax	Description
MOV pair(T0), dbl(*AR2)	The content of T0 is stored at the location addressed by AR2 and the content of T1 is stored at the location addressed by AR2 + 1.

# MOV

# Store CPU Register Content to Memory

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV BK03, Smem	No	3	1	Х
[2]	MOV BK47, Smem	No	3	1	Х
[3]	MOV BKC, Smem	No	3	1	Х
[4]	MOV BSA01, Smem	No	3	1	X
[5]	MOV BSA23, Smem	No	3	1	X
[6]	MOV BSA45, Smem	No	3	1	X
[7]	MOV BSA67, Smem	No	3	1	X
[8]	MOV BSAC, Smem	No	3	1	X
[9]	MOV BRC0, Smem	No	3	1	X
[10]	MOV BRC1, Smem	No	3	1	X
[11]	MOV CDP, Smem	No	3	1	X
[12]	MOV CSR, Smem	No	3	1	X
[13]	MOV DP, Smem	No	3	1	X
[14]	MOV DPH, Smem	No	3	1	X
[15]	MOV PDP, Smem	No	3	1	X
[16]	MOV SP, Smem	No	3	1	X
[17]	MOV SSP, Smem	No	3	1	X
[18]	MOV TRNO, Smem	No	3	1	X
[19]	MOV TRN1, Smem	No	3	1	X
[20]	MOV RETA, dbl(Lmem)	No	3	5	Х

Opcode See Table 5-5 (page 5-426).

Lmem, Smem **Operands** 

#### **Description**

These instructions store the content of the selected source CPU register to a memory (Smem) location or a data memory operand (Lmem).

For instructions [9] and [10], the block repeat register (BRCx) is decremented in the address phase of the last instruction of the loop. These instructions have a 3-cycle latency requirement versus the last instruction of the loop.

For instruction [20], the content of the 24-bit RETA register (the return address of the calling subroutine) and the 8-bit CFCT register (active control flow execution context flags of the calling subroutine) are stored to the data memory operand (Lmem):

- ☐ The content of the CFCT register and the 8 highest bits of the RETA register are stored in the 16 highest bits of Lmem.
- ☐ The 16 lowest bits of the RETA register are stored in the 16 lowest bits of Lmem.

When instruction [20] is decoded, the CPU pipeline is flushed and the instruction is executed in 5 cycles, regardless of the instruction context.

#### **Status Bits**

Affected by none

Affects none

#### Repeat

Instruction [20] cannot be repeated; all other instructions can be repeated.

#### See Also

See the following other related instructions:

- MOV (Load CPU Register with Immediate Value)
- ☐ MOV (Store Accumulator Content to Memory)
- MOV (Store Accumulator, Auxiliary, or Temporary Register Content to Memory)

Syntax	Description
MOV SP, *AR1+	The content of the data stack pointer (SP) is stored in the location addressed by AR1. AR1 is incremented by 1.

Before		After	
AR1	0200	AR1	0201
SP	0200	SP	0200
200	0000	200	0200

# Example 2

Syntax	Description
MOV SSP, *AR1+	The content of the system stack pointer (SSP) is stored in the location addressed by AR1. AR1 is incremented by 1.

Before		After	
AR1	0201	AR1	0202
SSP	0000	SSP	0000
201	OOFF	201	0000

# Example 3

Syntax	Description	
MOV TRN0, *AR1+	The content of the transition register (TRN0) is stored in the location address	
	by AR1. AR1 is incremented by 1.	

Before		After	
AR1	0202	AR1	0203
TRN0	3490	TRN0	3490
202	0000	202	3490

# Example 4

Syntax	Description
MOV TRN1, *AR1+	The content of the transition register (TRN1) is stored in the location addressed by AR1. AR1 is incremented by 1.

Before		After	
AR1	0203	AR1	0204
TRN1	0020	TRN1	0020
203	0000	203	0020

Syntax	Description
MOV RETA, dbl(*AR3)	The contents of the RETA and CFCT are stored in the location addressed by AR3 and AR3 + 1.

Table 5-5. Opcodes for Store CPU Register Content to Memory Instruction

No.	Syntax	Opcode
[1]	MOV BK03, Smem	1110 0101 AAAA AAAI 1001 10xx
[2]	MOV BK47, Smem	1110 0101 AAAA AAAI 1010 10xx
[3]	MOV BKC, Smem	1110 0101 AAAA AAAI 1011 10xx
[4]	MOV BSA01, Smem	1110 0101 AAAA AAAI 0010 10xx
[5]	MOV BSA23, Smem	1110 0101 AAAA AAAI 0011 10xx
[6]	MOV BSA45, Smem	1110 0101 AAAA AAAI 0100 10xx
[7]	MOV BSA67, Smem	1110 0101 AAAA AAAI 0101 10xx
[8]	MOV BSAC, Smem	1110 0101 AAAA AAAI 0110 10xx
[9]	MOV BRC0, Smem	1110 0101 AAAA AAAI x001 11xx
[10]	MOV BRC1, Smem	1110 0101 AAAA AAAI x010 11xx
[11]	MOV CDP, Smem	1110 0101 AAAA AAAI 0001 10xx
[12]	MOV CSR, Smem	1110 0101 AAAA AAAI x000 11xx
[13]	MOV DP, Smem	1110 0101 AAAA AAAI 0000 10xx
[14]	MOV DPH, Smem	1110 0101 AAAA AAAI 1100 10xx
[15]	MOV PDP, Smem	1110 0101 AAAA AAAI 1111 10xx
[16]	MOV SP, Smem	1110 0101 AAAA AAAI 0111 10xx
[17]	MOV SSP, Smem	1110 0101 AAAA AAAI 1000 10xx
[18]	MOV TRN0, Smem	1110 0101 AAAA AAAI x011 11xx
[19]	MOV TRN1, Smem	1110 0101 AAAA AAAI x100 11xx
[20]	MOV RETA, dbl(Lmem)	1110 1011 AAAA AAAI xxxx 01xx

5-426 Instruction Set Descriptions SWPU067E



# Store Extended Auxiliary Register Content to Memory

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV XAsrc, dbl(Lmem)	No	3	1	Х

**Opcode** | 1110 1101 | AAAA AAAI | XSSS 0101

Operands Lmem, XAsrc

**Description** This instruction moves the content of the 23-bit source register (XARx, XSP,

XSSP, XDP, or XCDP) to the 32-bit data memory location addressed by data memory operand (Lmem). The upper 9 bits of the data memory are filled with 0:

dbl(Lmem) = XAsrc

Status Bits Affected by none

Affects none

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

- ☐ AMAR (Modify Extended Auxiliary Register Content)
- ☐ AMOV (Load Extended Auxiliary Register with Immediate Value)

Syntax	Description	
MOV XAR1, dbl(*AR3)	The 7 highest bits of XAR1 are moved to the 7 lowest bits of the location addressed by AR3, the 9 highest bits are filled with 0, and the 16 lowest bits of XAR1 are moved to the location addressed by AR3 + 1.	

Before		After	
XAR1	7F 3492	XAR1	7F 3492
AR3	0200	AR3	0200
200	3765	200	007F
201	0FD3	201	3492

# MOV::MOV

Load Accumulator from Memory with Parallel Store Accumulator Content to Memory

#### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MOV Xmem < :: MOV HI(AC	< #16, ACy x << T2), Ymem	No	4	1	Х
Opcod	e	1000 0111   XXXM	MMYY YMM	IM SS	DD   110	x xxxx
Operar	nds	ACx, ACy, T2, Xmem, Ymem				
Descri	ption	This instruction performs two operation	ns in paralle	l, load	and store	<b>e</b> :
		ACy = Xmem << #16 :: Ymem = HI(ACx << T2)				
		The first operation loads the content of left by 16 bits to the accumulator ACy		ory ope	erand Xm	em shifted

☐ The input operand is sign extended to 40 bits according to SXMD.

☐ The shift operation is equivalent to the signed shift instruction.

☐ The input operand is shifted left by 16 bits according to M40.

The second operation shifts the accumulator ACx by the content of T2 and stores ACx(31-16) to data memory operand Ymem. If the 16-bit value in T2 is not within -32 to +31, the shift is saturated to -32 or +31 and the shift is performed with this value.


☐ The input operand is shifted in the D-unit shifter according to SXMD.

☐ After the shift, the high part of the accumulator, ACx(31–16), is stored to the memory location.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When this instruction is executed with C54CM = 1, the 6 LSBs of T2 determine the shift quantity. The 6 LSBs of T2 define a shift quantity within -32 to +31. When the 16-bit value in T2 is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

☐ If the SST bit = 1 and the SXMD bit = 0, then the saturate and uns keywords are applied to the instruction regardless of the optional keywords selected



Syntax	Description
MOV *AR3 << #16, AC0 :: MOV HI(AC1 << T2), *AR4	Both instructions are performed in parallel. The content addressed by AR3 shifted left by 16 bits is stored in AC0. The content of AC1 is shifted by the content of T2, and AC1(31–16) is stored at the address of AR4.

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MPY[R] [ACx,] ACy	Yes	2	1	Х
[2]	MPY[R] Tx, [ACx,] ACy	Yes	2	1	X
[3]	MPYK[R] K8, [ACx,] ACy	Yes	3	1	Х
[4]	MPYK[R] K16, [ACx,] ACy	No	4	1	Х
[5]	MPYM[R] [T3 = ]Smem, Cmem, ACx	No	3	1	Х
[6]	MPYM[R] [T3 = ]Smem, [ACx,] ACy	No	3	1	Х
[7]	MPYMK[R] [T3 = ]Smem, K8, ACx	No	4	1	Х
[8]	<b>MPYM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx	No	4	1	Х
[9]	MPYM[R][U] [T3 = ]Smem, Tx, ACx	No	3	1	Х
[10]	MPY[R] Smem, uns(Cmem), ACx	No	3	1	Х

#### Description

This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are:

- ☐ ACx(32–16)
- ☐ The content of Tx, sign extended to 17 bits
- ☐ The 8-bit signed constant, K8, sign extended to 17 bits
- ☐ The 16-bit signed constant, K16, sign extended to 17 bits
- ☐ The content of a memory location (Smem), sign extended to 17 bits
- ☐ The content of a data memory operand Cmem, addressed using the coefficient addressing mode, sign extended to 17 bits
- The content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Ymem, extended to 17 bits

#### **Status Bits**

Affected by FRCT, M40, RDM, SATD, SMUL

**Affects** ACOVx, ACOVy

See Also	See	e the following other related instructions:
		AMAR::MPY (Modify Auxiliary Register Content with Parallel Multiply)
		MAC (Multiply and Accumulate)
		MAC::MAS (Multiply and Accumulate with Parallel Multiply and Subtract)
		MAC::MPY (Multiply and Accumulate with Parallel Multiply)
		MAS (Multiply and Subtract)
		MAS::MPY (Multiply and Subtract with Parallel Multiply)
		MPY::MAC (Multiply with Parallel Multiply and Accumulate)
		MPY::MAS (Multiply with Parallel Multiply and Subtract)
		MPY::MPY (Parallel Multiplies)
		MPYM::MOV (Multiply with Parallel Store Accumulator Content to Memory)
		SQR (Square)

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MPY[R] [ACx,] ACy	Yes	2	1	Х
Opcod	e	010	01 01	0E DDS	S 011%
Operar	nds ACx, ACy				

Description This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are ACx(32-16) and ACy(32-16):

ACy = ACy \* ACx

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects **ACOVy**

Repeat This instruction can be repeated.

Syntax	Description
MPY AC1, AC0	The product of the content of AC1 and the content of AC0 is stored in AC1.

Before				After			
AC0	02	6000	3400	AC0	02	6000	3400
AC1	00	C000	0000	AC1	00	4800	0000
M40			1	M4 0			1
FRCT			0	FRCT			0
ACOV1			0	ACOV1			0

0101 100E DDSS ss0%

# Multiply

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	MPY[R] Tx, [ACx,] ACy	Yes	2	1	Χ

# **Opcode**

Description

**Operands** 

This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are ACx(32-16) and the content of Tx, sign extended to 17 bits:

$$ACy = ACx * Tx$$

ACx, ACy, Tx

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects **ACOVy**

Repeat This instruction can be repeated.

Syntax	Description
MPY T0, AC1, AC0	The product of the content of AC1 and the content of T0 is stored in AC0.

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MPYK[R] K8, [ACx,] ACy	Yes	3	1	Х

Opcode | 0001 111E | KKKK KKKK | SSDD xx0%

Operands ACx, ACy, K8

**Description**This instruction performs a multiplication in the D-unit MAC. The input

operands of the multiplier are ACx(32–16) and the 8-bit signed constant, K8, sign extended to 17 bits:

ACy = ACx \* K8

☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

☐ The 32-bit result of the multiplication is sign extended to 40 bits.

Rounding is performed according to RDM, if the optional R keyword is

applied to the instruction.

Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by FRCT, M40, RDM

Affects none

**Repeat** This instruction can be repeated.

Syntax	Description
MPYK #-2, AC1, AC0	The product of the content of AC1 and a signed 8-bit value (-2) is stored in AC0.

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MPYK[R] K16, [ACx,] ACy	No	4	1	Χ

#### Opcode

0111 1001 KKKK KKKK KKKK KKKK SSDD xx0%

# **Operands**

ACx, ACy, K16

# **Description**

This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are ACx(32-16) and the 16-bit signed constant, K16, sign extended to 17 bits:

ACy = ACx \* K16

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

## Status Bits Affected by

FRCT, M40, RDM, SATD, SMUL

Affects ACOVy

This instruction can be repeated.

# Repeat Example

Syntax	Description
MPYK #-64, AC1, AC0	The product of the content of AC1 and a signed 16-bit value (–64) is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	MPYM[R] [T3 = ]Smem, Cmem, ACx	No	3	1	Х

#### Opcode

1101 0001 AAAA AAAI U%DD 00mm

#### **Operands**

ACx, Cmem, Smem

## **Description**

This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of a memory location (Smem), sign extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and sign extended to 17 bits:

ACx = Smem \* Cmem

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects ACOVx

Repeat This instruction can be repeated.

Syntax	Description
	The product of the content addressed by AR3 and the content addressed by the coefficient data pointer register (CDP) is stored in AC0.

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[6]	MPYM[R] [T3	= ]Smer	n, [ACx,] A	Су		No	3	1	Х
Opcod	e				1101	0011 AA	AA AA	AI U%D	DD 00SS
Operar	nds	ACx	ACx, ACy, Smem						
Description		oper	This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are ACx(32–16) and the content of a memory location (Smem), sign extended to 17 bits:						
		ACy	ACy = Smem * ACx						
		<u> </u>	☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.						
		<u> </u>	Multiplication overflow detection depends on SMUL.						
		☐ The 32-bit result of the multiplication is sign extended to 40 bits.							
		_	<ul> <li>Rounding is performed according to RDM, if the optional R keyword i applied to the instruction.</li> </ul>					keyword is	
		_	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.					ected, the	
		_	When an SATD.	overflow is detecte	ed, the	e accumulato	r is sat	urated ad	ccording to
			This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.						
		Con	Compatibility with C54x devices (C54CM = 1)						
		Whe	n this ins	ruction is execute	ed with	M40 = 0, co	mpatik	ility is en	sured.
Status Bits		Affec	Affected by FRCT, M40, RDM, SATD, SMUL						
		Affec	cts	ACOVy					
Repeat	t	This	instructio	n can be repeated	d.				

Syntax	Description
MPYM *AR3, AC1, AC0	The product of the content addressed by AR3 and the content of AC1 is stored in AC0.

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline		
[7]	MPYMK[R] [7	<mark>Г3 = ]</mark> Smem, К8, АС	Cx .	No	4	1	Х		
Opcod	e		1111   1000   AAAA	AAAI KKI	KK KI	KK xx	DD x0U%		
Opera	nds	ACx, K8, Sme	m						
Descri	ption	operands of th	on performs a multiple multiplier are the cor 7 bits, and the 8-bit	ntent of a men	nory lo	cation (Sr	nem), sign		
		ACx = Smem	ACx = Smem * K8						
		☐ If FRCT =	☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.						
		☐ The 32-bit	☐ The 32-bit result of the multiplication is sign extended to 40 bits.						
7			Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.						
			This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.						
		Compatibility	with C54x devices (	C54CM = 1)					
		When this inst	ruction is executed wit	h M40 = 0, cc	mpatik	oility is er	sured.		
Status	Bits	Affected by	FRCT, M40, RDM						
		Affects	none						
Repea	t	This instructio	n can be repeated.						
Evamr	No.								

Syntax	Description
· · ·	The product of the content addressed by AR3 and a signed 8-bit value (–2) is stored in AC0.

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[8]	<b>MPYM</b> [R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx	No	4	1	Х

#### Opcode

| 1000 0110 | XXXM MMYY | YMMM xxDD | 000g uuU%

# **Operands**

ACx, Xmem, Ymem

## Description

This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of data memory operand Ymem, extended to 17 bits:

ACx = Xmem \* Ymem

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

> Affects ACOVx

Repeat This instruction can be repeated.

Syntax	Description			
, , , , , , , , , , , , , , , , , , , ,	The product of the unsigned content addressed by AR3 and the unsigned content addressed by AR4 is stored in AC0.			

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[9]	MPYM[R][U] [T3 = ]Smem, Tx, ACx	No	3	1	Χ

#### Opcode

1101 0011 AAAA AAAI U%DD ulss

#### **Operands**

ACx, Smem, Tx

#### Description

This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of a memory location (Smem), sign extended to 17 bits:

ACx = Tx \* Smem

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- The 32-bit result of the multiplication is extended to 40 bits according to U.
  - If the optional U keyword is applied to the instruction, the 32-bit result is zero extended to 40 bits.
  - If the optional U keyword is not applied to the instruction, the 32-bit result is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVx) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to store the 16-bit data memory operand Smem in temporary register T3.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects ACOVx

Repeat This instruction can be repeated.

Syntax	Description
, ,	The product of the content addressed by AR3 and the content of T0 is stored as an unsigned result in AC0.

## Multiply

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[10]	MPY[R] Smem, uns(Cmem), ACx	No	3	1	X

## **Opcode**

1101 0000 AAAA AAAI 0%DD 01mm

#### **Operands**

ACx, Cmem, Smem

## Description

This instruction performs a multiplication in the D-unit MAC1. The input operands of the multiplier are the content of a data memory location (Smem) and the content of a data memory operand (Cmem):

ACx = Smem \* uns(Cmem)

#### Note:

The uns keyword is mandatory for this instruction.

The data memory operand Smem is addressed by DAGEN path X with using the Smem addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The another data memory operand Cmem is addressed by DAGEN path C with using the coefficient addressing mode, driven on data bus BDB, and extended to 17 bits with filling zeros in the MAC1.

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- □ Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To

prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

This instruction can be applied to compute the intermediate multiplication result of double precision multiplication and to free up one DAGEN operator (DAGEN path Y) for storing an instruction with enabling parallelism.

## Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects **ACOV**x

Repeat This instruction can be repeated.

## **Example**

Syntax	Description
MPY *AR3-, uns(*CDP+), ACx	The product of the content addressed by AR3 and the content addressed by the coefficient data pointer register (CDP) is stored in AC0. AR3 is decremented by 1 and CDP is incremented by 1.

#### Execution

rnd((Smem)[16:0]\*uns(Cmem)[16:0]) -> ACx

Before				After			
AC0	FF	8000	0000	AC0	FF	FF00	0000
XAR3		00	1001	XAR3		00	1000
Data memory							
1001h			FE00	1001h			FE00
XCDP		00	2000	XCDP		00	2000
Coeff memor	У						
2000h			8000	2000h			8000

# MPY::MAC

## Multiply with Parallel Multiply and Accumulate

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipe- line
[1]	<pre>MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy &gt;&gt; #16</pre>	No	4	1	Х
[2]	MPY[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Χ
[3]	<b>MPY</b> [R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: <b>MAC</b> [R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Χ
[4]	<b>MPY</b> [R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy :: <b>MAC</b> [R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx	No	5	1	Х

**Description** These instructions perform two parallel operations in one cycle: multiply and

multiply and accumulate (MAC). The operations are executed in the two D-unit

MACs.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**See Also** See the following other related instructions:

- ☐ MAC::MAC (Parallel Multiply and Accumulates)
- ☐ MPY (Multiply)

## Multiply With Parallel Multiply and Accumulate

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>MPY</b> [R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: <b>MAC</b> [R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	No	4	1	Х

## Opcode

1000 0100 XXXM MMYY YMMM 10mm uuDD DDg%

## **Operands**

ACx, ACy, Cmem, Xmem, Ymem

## Description


This instruction performs two parallel operations in one cycle: multiply and multiply and accumulate (MAC). The operations are executed in the two D-unit MACs:

```
ACx = Xmem * Cmem
:: ACy = (ACy >> #16) + (Ymem * Cmem)
```

The first operation performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

The second operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

- Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits.
- ☐ For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy shifted right by 16 bits. The shifting operation is performed with a sign extension of source accumulator ACy(39).



Rounding is performed according to RDM, if the optional R keyword is

☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

> Affects ACOVx, ACOVy

Repeat This instruction can be repeated.

#### **Example**

Syntax	Description
MPY uns(*AR3), uns(*CDP), AC0 :: MAC uns(*AR4), uns(*CDP), AC1 >> #16	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the coefficient data pointer register (CDP) is stored in AC0. The product of the unsigned content addressed by AR4 and the unsigned content addressed by CDP is added to the content of AC1, which has been shifted to the right by 16 bits. The result is stored in AC1.

## Multiply with Parallel Multiply and Accumulate

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	<b>MPY</b> [R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: <b>MAC</b> [R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

## Opcode

| 1111 | 1101 | AAAA | AAAI | 0000 | 01mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Smem

## **Description**

This instruction performs two parallel operations in one cycle: multiply and multiply and accumulate (MAC). The operations are executed in the two D-unit MACs:

```
ACy = Smem * HI(Cmem)
:: ACx = ACx + (Smem * LO(Cmem))
```

The first operation performs a multiplication in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand HI(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC2 (this data is shared to MAC1 and MAC2). The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and an accumulation in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand LO(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.

<ul> <li>For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.</li> <li>Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.</li> <li>Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.</li> <li>When an overflow is detected, the accumulator is saturated according to SATD.</li> <li>This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.</li> <li>For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.</li> <li>Compatibility with C54x devices (C54CM = 1)</li> <li>None.</li> <li>Affected by FRCT, M40, RDM, SATD, SMUL</li> </ul>		For the fire extended to	st operation, the 32- o 40 bits.	bit result of the	e multiplication	is sign	
applied to the instruction.  ☐ Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.  ☐ When an overflow is detected, the accumulator is saturated according to SATD.  This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.  For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.  Compatibility with C54x devices (C54CM = 1)  None.  Affected by FRCT, M40, RDM, SATD, SMUL					•	n is sign	
destination accumulator overflow status bit is set.  When an overflow is detected, the accumulator is saturated according to SATD.  This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.  For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.  Compatibility with C54x devices (C54CM = 1)  None.  Affected by FRCT, M40, RDM, SATD, SMUL		•		to RDM, if the	optional rnd ke	yword is	
SATD.  This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.  For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.  Compatibility with C54x devices (C54CM = 1)  None.  Affected by FRCT, M40, RDM, SATD, SMUL			•			ted, the	
the instruction, if the optional M40 keyword is applied to the instruction.  For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.  *Compatibility with C54x devices (C54CM = 1)*  None.  Affected by FRCT, M40, RDM, SATD, SMUL			verflow is detected, th	e accumulator is	s saturated acco	ording to	
and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.  **Compatibility with C54x devices (C54CM = 1)*  None.  Affected by FRCT, M40, RDM, SATD, SMUL		·					
None.  Affected by FRCT, M40, RDM, SATD, SMUL	an bu pre	d B2DB buse ses are only event the ger	es; on some C55xx-ba connected to internal eration of a bus error,	sed devices, the memory and no	e BAB, BDB, ar t to external me	nd B2DB mory. To	
Affected by FRCT, M40, RDM, SATD, SMUL	Co	ompatibility	with C54x devices (C	C54CM = 1)			
	No	one.					
$\Lambda$ ffacts $\Lambda$ CO\/v $\Lambda$ CO\/v	Af	ected by	FRCT, M40, RDM, S	ATD, SMUL			
Allects ACOVX, ACOVY	Af	ects	ACOVx, ACOVy				

## **Example**

Repeat

**Status Bits** 

Syntax	Description
MPY uns(*AR3-), uns(HI(*CDP+)), AC1 :: MAC uns(*AR3-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is stored in AC1. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the lower part of the CDP is added to the content of AC0. The result is stored in AC0. AR3 is decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

This instruction can be repeated.

M40(rnd(uns(Smem)[16:0]\*uns(HI(Cmem))[16:0])) -> ACy 

Before				After			
AC0	00	0000	8000	AC0	00	3F80	8000
XAR3		00	10FF	XAR3		00	10FE
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memory	У						
2001h			4000	2001h			4000
AC1	F'F'	8000	0000	AC1	00	7F00	0000
Coeff memory	У						
2000h			8000	2000h			8000

## Multiply with Parallel Multiply and Accumulate

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipe- line
[3]	<b>MPY</b> [R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: <b>MAC</b> [R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

#### **Opcode**

| 1111 | 1101 | AAAA | AAAI | 0100 | 01mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Lmem

#### **Description**

This instruction performs two parallel operations in one cycle: multiply and multiply and accumulate (MAC). The operations are executed in the two D-unit MACs:

```
ACy = HI(Lmem) * HI(Cmem)
:: ACx = ACx + (LO(Lmem) * LO(Cmem))
```

The first operation performs a multiplication in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand HI(Lmem) and the content of data memory operand HI(Cmem). The data memory operand HI(Lmem) is addressed by DAGEN path X with the EA (effective address); the data, which can be assumed to be the higher part of long word memory data, is driven on data bus CDB and sign extended to 17 bits in the MAC2. The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA; the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and an accumulation in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand LO(Lmem) and the content of data memory operand LO(Cmem). The data memory operand LO(Lmem) is addressed by DAGEN path X with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word memory data, is driven on data bus DDB and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.

	If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
	Multiplication overflow detection depends on SMUL.
	For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits.
	For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD.
	is instruction provides the option to locally set M40 to 1 for the execution of instruction, if the optional M40 keyword is applied to the instruction.
and bus pre	r this instruction, the Cmem operand is accessed through the BAB, BDB, d B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB ses are only connected to internal memory and not to external memory. To event the generation of a bus error, the Cmem operand must not be mapped external memory.
Со	mpatibility with C54x devices (C54CM = 1)
No	ne.

Affected by FRCT, M40, RDM, SATD, SMUL **Status Bits** 

> ACOVx, ACOVy Affects

Repeat This instruction can be repeated.

# Example

Syntax	Description
MPY uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 :: MAC uns(LO(*AR3-)), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by the higher part of AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is stored in AC1. The product of the unsigned content addressed by the lower part of AR3 and the unsigned content addressed by the lower part of the CDP is added to the content of AC0. The result is stored in AC0. When AR3– is used with HI/LO, AR3 is decremented by 2. When CDP+ is used with HI/LO, CDP is incremented by 2.

## Execution

M40(rnd(uns(HI(Lmem))[16:0]\*uns(HI(Cmem))[16:0])) -> ACy
ACx+M40(rnd(uns(LO(Lmem))[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

Before				After			
AC0	00	0000	8000	AC0	00	3F80	8000
XAR3		00	10FE	XAR3		00	10FC
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	FF	8000	0000	AC1	00	7F80	0000
Data memory							
10FEh			FF00	10FEh			FF00
Coeff memory							
2000h			8000	2000h			8000

5-454 Instruction Set Descriptions SWPU067E

## Multiply With Parallel Multiply and Accumulate

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	<pre>MPY[R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx</pre>	No	5 (*)	1	Х

(\*) 1 LSB is allocated to instruction slot #2.

#### **Opcode**

1001 0010 XXXM MMYY YMMM 01mm uuDD DDg%

#### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

## Description

This instruction performs two parallel operations in one cycle: multiply and multiply and accumulate (MAC). The operations are executed in the two D-unit MACs:

```
ACy = Ymem * HI(Cmem)
:: ACx = ACx + (Xmem * LO(Cmem))
```

The first operation performs a multiplication in the D-unit MAC2. The input operands of the multiplier are the contents of data memory operand Ymem, extended to 17 bits, and the content of data memory operand HI(Cmem) which is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and an accumulation in the D-unit MAC1. The input operands of the multiplier are the contents of data memory operand Xmem, extended to 17 bits, and the content of data memory operand LO(Cmem) which is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

	Multiplication overflow detection depends on SMUL.
	The 32-bit result of the multiplication is sign extended to 40 bits.
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD.
	Because this instruction occupies both instruction slots #1 and #2, this can not be executed in parallel with other instructions.
	The Xmem operand can access the MMRs but the Ymem operand can not.
	s instruction provides the option to locally set M40 to 1 for the execution of instruction, if the optional M40 keyword is applied to the instruction.
and bus pre	this instruction, the Cmem operand is accessed through the BAB, BDB, B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB ses are only connected to internal memory and not to external memory. To vent the generation of a bus error, the Cmem operand must not be mapped external memory.
Co	mnatibility with C54x devices (C54CM = 1)

## Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

> Affects ACOVx, ACOVy

Repeat This instruction can be repeated.

## Example

Syntax	Description
MPY uns(*AR3-), uns(HI(*CDP+)), AC1 :: MAC uns(*AR2-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is stored in AC1. The product of the unsigned content addressed by AR2 and the unsigned content addressed by the lower part of the CDP is added to the content of AC0. The result is stored in AC0. AR3 and AR2 are decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

## Execution

M40(rnd(ACx + uns(Xmem)[16:0] \* uns(LO(Cmem))[16:0])) -> ACx M40(rnd(uns(Ymem)[16:0] \* uns(HI(Cmem))[16:0])) -> ACy

Before After								
AC0	00	0000	8000	AC0	00	3F80	8000	
XAR2		00	10FE	XAR2		00	10FD	
XAR3		00	20FE	XAR3		00	20FD	
Data memory								
10FEh			FE00	10FEh			FE00	
XCDP		00	2000	XCDP		00	2002	
Coeff memory	У							
2001h			4000	2001h			4000	
AC1	FF	8000	0000	AC1	00	7F80	0000	
Data memory								
20FEh			FF00	20FFh			FF00	
Coeff memory								
2000h			8000	2000h			8000	

# MPY::MAS

## Multiply With Parallel Multiply and Subtract

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipe- line
[1]	MPY[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х
[2]	<b>MPY</b> [R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: <b>MAS</b> [R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Χ
[3]	<b>MPY</b> [R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy :: <b>MAS</b> [R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx	No	5	1	X

**Description** These instructions perform two parallel operations in one cycle: multiply and

multiply and subtract (MAS). The operations are executed in the two D-unit

MACs.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVx, ACOVy

**See Also** See the following other related instructions:

☐ MPY (Multiply)

☐ MAS::MAS (Parallel Multiply and Subtracts)

## Multiply with Parallel Multiply and Subtract

## Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<b>MPY</b> [R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: <b>MAS</b> [R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

## **Opcode**

| 1111 | 1101 | AAAA | AAAI | 0000 | 11mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Smem

## Description

This instruction performs two parallel operations in one cycle: multiply and multiply and subtract (MAS). The operations are executed in the two D-unit MACs:

```
ACy = Smem * HI(Cmem)
:: ACx = ACx - (Smem * LO(Cmem))
```

The first operation performs a multiplication in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand HI(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC2 (this data is shared to MAC1 and MAC2). The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and a subtraction in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand LO(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

The content of the memory location is zero extended to 17 bits,	if the
optional uns keyword is applied to the input operand.	

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.

	For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits.								
	☐ For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.								
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.								
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.								
	☐ When an overflow is detected, the accumulator is saturated according to SATD.								
	This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.								
and bus pre	For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.								
Co	mpatibility	with C54x devices (C54CM = 1)							
No	ne.								
Aff	ected by	FRCT, M40, RDM, SATD, SMUL							
Aff	ects	ACOVx, ACOVy							

## **Example**

Repeat

**Status Bits** 

Syntax	Description
MPY uns(*AR3-), uns(HI(*CDP+)), AC1 :: MAS uns(*AR3-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is stored in AC1. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the lower part of the CDP is subtracted from the content of AC0. The result is stored in AC0. AR3 is decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

This instruction can be repeated.

M40(rnd(uns(Smem)[16:0]\*uns(HI(Cmem))[16:0])) -> ACy 

Before				After			
AC0	00	0000	8000	AC0	FF	C080	8000
XAR3		00	10FF	XAR3		00	10FE
Data memor	Ϋ́						
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memo	ry						
2001h			4000	2001h			4000
AC1	FF	8000	0000	AC1	00	7F00	0000
Coeff memo	rv						
2000h	- 1		8000	2000h			8000

## Multiply with Parallel Multiply and Subtract

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipe- line
[2]	MPY[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

**Opcode** 

**Operands** 

ACx, ACy, Cmem, Lmem

**Description** 

This instruction performs two parallel operations in one cycle: multiply and multiply and subtract (MAS). The operations are executed in the two D-unit MACs:

```
ACy = HI(Lmem) * HI(Cmem)
:: ACx = ACx - (LO(Lmem) * LO(Cmem))
```

The first operation performs a multiplication in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand HI(Lmem) and the content of data memory operand HI(Cmem). The data memory operand HI(Lmem) is addressed by DAGEN path X with the EA (effective address); the data, which can be assumed to be the higher part of long word memory data, is driven on data bus CDB and sign extended to 17 bits in the MAC2. The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA; the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and a subtraction in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand LO(Lmem) and the content of data memory operand LO(Cmem). The data memory operand LO(Lmem) is addressed by DAGEN path X with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word memory data, is driven on data bus DDB and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.

	If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
	Multiplication overflow detection depends on SMUL.
	For the first operation, the 32-bit result of the multiplication is sign extended to 40 bits.
	For the second operation, the 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD.
	s instruction provides the option to locally set M40 to 1 for the execution of instruction, if the optional M40 keyword is applied to the instruction.
and bus pre	this instruction, the Cmem operand is accessed through the BAB, BDB, B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB ses are only connected to internal memory and not to external memory. To vent the generation of a bus error, the Cmem operand must not be mapped external memory.

Compatibility with C54x devices (C54CM = 1)

None.

Affected by FRCT, M40, RDM, SATD, SMUL **Status Bits** 

> ACOVx, ACOVy Affects

This instruction can be repeated. Repeat

## Example

Syntax	Description
MPY uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 :: MAS uns(LO(*AR3-)), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by the higher part of AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is stored in AC1. The product of the unsigned content addressed by the lower part of AR3 and the unsigned content addressed by the lower part of the CDP is subtracted from the content of AC0. The result is stored in AC0. When AR3– is used with HI/LO, AR3 is decremented by 2. When CDP+ is used with HI/LO, CDP is incremented by 2.

## Execution

5-464

M40(rnd(uns(HI(Lmem))[16:0]\*uns(HI(Cmem))[16:0])) -> ACy
ACx-M40(rnd(uns(LO(Lmem))[16:0]\*uns(LO(Cmem))[16:0])) -> ACx

Before				After			
AC0	00	0000	8000	AC0	FF	C080	8000
XAR3		00	10FE	XAR3		00	10FC
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	FF	8000	0000	AC1	00	7F80	0000
Data memory							
10FEh			FF00	10FEh			FF00
Coeff memor	У						
2000h			8000	2000h			8000

Instruction Set Descriptions SWPU067E

## Multiply with Parallel Multiply and Subtract

## Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	<b>MPY</b> [R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy :: <b>MAS</b> [R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx	No	5 (*)	1	Х

(\*) 1 LSB is allocated to instruction slot #2.

## **Opcode**

1001 0010 XXXM MMYY YMMM 10mm uuDD DDg%

#### **Operands**

ACx, ACy, Cmem, Xmem, Ymem

## Description

This instruction performs two parallel operations in one cycle: multiply and multiply and subtract (MAS). The operations are executed in the two D-unit MACs:

```
ACy = Ymem * HI(Cmem)
:: ACx = ACx - (Xmem * LO(Cmem))
```

The first operation performs a multiplication in the D-unit MAC2. The input operands of the multiplier are the contents of data memory operand Ymem, extended to 17 bits, and the contents of data memory operand HI(Cmem) which is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication and a subtraction in the D-unit MAC1. The input operands of the multiplier are the contents of data memory operand Xmem, extended to 17 bits, and the content of data memory operand LO(Cmem) which is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC 1.

- ☐ The input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

	Multiplication overflow detection depends on SMUL.
	The 32-bit result of the multiplication is sign extended to 40 bits.
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD.
	Because this instruction occupies both instruction slots #1 and #2, this can not be executed in parallel with other instructions.
	The Xmem operand can access the MMRs but the Ymem operand can not.
	s instruction provides the option to locally set M40 to 1 for the execution of instruction, if the optional M40 key word is applied to the instruction.
For	r this instruction, the Cmem operand is accessed through the BAB, BDB,

and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

## Compatibility with C54x devices (C54CM = 1)

None.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

> Affects ACOVx, ACOVy

Repeat This instruction can be repeated.

## **Example**

Syntax	Description
MPY uns(*AR3-), uns(HI(*CDP+)), AC1 :: MAS uns(*AR2-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is stored in AC1. The product of the unsigned content addressed by AR2 and the unsigned content addressed by the lower part of the CDP is subtracted from the content of AC0. The result is stored in AC0. AR3 and AR2 are decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

## Execution

M40(rnd(ACx - uns(Xmem)[16:0] \* uns(LO(Cmem))[16:0])) -> ACx M40(rnd(uns(Ymem)[16:0] \* uns(HI(Cmem))[16:0])) -> ACy

Before				After			
AC0	00	0000	8000	AC0	FF	C080	8000
XAR2		00	10FE	XAR2		00	10FD
XAR3		00	20FE	XAR3		00	20FD
Data memory							
10FEh			FE00	10FEh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	FF	8000	0000	AC1	00	7F80	0000
Data memory							
20FEh			FF00	20FFh			FF00
Coeff memor	У						
2000h			8000	2000h			8000

# MPY::MPY

## Parallel Multiplies

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	<pre>MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy</pre>	No	4	1	Х
[2]	<pre>MPY[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx</pre>	No	4	1	Х
[3]	<b>MPY</b> [R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: <b>MPY</b> [R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х
[4]	<b>MPY</b> [R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy :: <b>MPY</b> [R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx	No	5	1	X

These instructions perform two parallel multiply operations in one cycle. The Description operations are executed in the two D-unit MACs. **Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL, SXMD Affects ACOVx, ACOVy See Also See the following other related instructions: ☐ AMAR::MPY (Modify Auxiliary Register Content with Parallel Multiply) ☐ MAC::MAC (Parallel Multiply and Accumulates) ☐ MAC::MAS (Multiply and Accumulate with Parallel Multiply and Subtract) MAC::MPY (Multiply and Accumulate with Parallel Multiply) MAS::MAC (Multiply and Subtract with Parallel Multiply and Accumulate) ☐ MAS::MAS (Parallel Multiply and Subtracts) ☐ MAS::MPY (Multiply and Subtract with Parallel Multiply) ☐ MPY (Multiply)

## Parallel Multiplies

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	No	4	1	Х

#### Opcode

| 1000 0010 | XXXM MMYY | YMMM 00mm | uuDD DDg%

## **Operands**

ACx, ACy, Cmem, Xmem, Ymem

#### Description

This instruction performs two parallel multiply operations in one cycle:

$$ACx = Xmem * Cmem$$
  
::  $ACy = Ymem * Cmem$ 

The first operation performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Xmem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

This second operation performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of data memory operand Ymem, extended to 17 bits, and the content of a data memory operand Cmem, addressed using the coefficient addressing mode and extended to 17 bits.

- ☐ Input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- □ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional 40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BB bus; on some C55x-based devices, the BB bus is only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

Each data flow can also disable the usage of the corresponding MAC unit, while allowing the modification of auxiliary registers in the three address generation units through the following instructions:

- AMAR Xmem
- AMAR Ymem
- AMAR Cmem

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

## Example

Syntax	Description
MPY uns(*AR3), uns(*CDP), AC0 :: MPY uns(*AR4), uns(*CDP), AC1	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the coefficient data pointer register (CDP) is stored in AC0. The product of the unsigned content addressed by AR4 and the unsigned content addressed by CDP is stored in AC1.

## Parallel Multiplies

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	<b>MPY</b> [R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: <b>MPY</b> [R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	No	4	1	X

#### **Opcode**

| 1111 | 1101 | AAAA | AAAI | 0000 | 00mm | DDDD | uug%

## **Operands**

ACx, ACy, Cmem, Smem

#### Description

This instruction performs two parallel multiply operations in one cycle. The operations are executed in the D-unit MACs:

```
ACy = Smem * HI(Cmem)
:: ACx = Smem * LO(Cmem)
```

The first operation performs a multiplication in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand HI(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC2 (this data is shared to MAC1 and MAC2). The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand Smem and the content of data memory operand LO(Cmem). The data memory operand Smem is addressed by DAGEN path X with the corresponding addressing mode, driven on data bus DDB, and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.

Rounding is performed according to RDM, if the optional rnd keyword is
applied to the instruction.

- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

## Compatibility with C54x devices (C54CM = 1)

None.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

## Example

Syntax	Description
MPY uns(*AR3-), uns(HI(*CDP+)), AC1 :: MPY uns(*AR3-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is stored in AC1. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the lower part of CDP is stored in AC0. AR3 is decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

## Execution

```
M40(rnd(uns(Smem) [16:0] *uns(HI(Cmem)) [16:0])) -> ACy
M40(rnd(uns(Smem) [16:0] *uns(LO(Cmem)) [16:0])) -> ACx
```

Before				After			
AC0	FF	8000	0000	AC0	00	3F80	0000
XAR3		00	10FF	XAR3		00	10FE
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memory	У						
2001h			4000	2001h			4000
AC1	FF	8000	0000	AC1	00	7F00	0000
Coeff memory	У						
2000h			8000	2000h			8000

## Parallel Multiplies

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	MPY[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	No	4	1	Х

#### **Opcode**

| 1111 | 1101 | AAAA | AAAI | 0100 | 00mm | DDDD | uug%

#### **Operands**

ACx, ACy, Cmem, Lmem

#### **Description**

This instruction performs two parallel multiply operations in one cycle. The operations are executed in the D-unit MACs:

```
ACy = HI(Lmem) * HI(Cmem)
:: ACx = LO(Lmem) * LO(Cmem)
```

The first operation performs a multiplication in the D-unit MAC2. The input operands of the multiplier are the content of data memory operand HI(Lmem) and the content of data memory operand HI(Cmem). The data memory operand HI(Lmem) is addressed by DAGEN path X with the EA (effective address); the data, which can be assumed to be the higher part of long word memory data, is driven on data bus CDB and sign extended to 17 bits in the MAC2 (this data is shared to MAC1 and MAC2). The other data memory operand HI(Cmem) is addressed by DAGEN path C with the EA; the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication in the D-unit MAC1. The input operands of the multiplier are the content of data memory operand LO(Lmem) and the content of data memory operand LO(Cmem). The data memory operand LO(Lmem) is addressed by DAGEN path X with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word memory data, is driven on data bus DDB and sign extended to 17 bits in the MAC1. The other data memory operand LO(Cmem) is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The content of the memory location is zero extended to 17 bits, if the optional uns keyword is applied to the input operand.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.

Multiplication overflow detection depends on SMUL.
The 32-bit result of the multiplication is sign extended to 40 bits.
Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
When an overflow is detected, the accumulator is saturated according to SATD.

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

## Compatibility with C54x devices (C54CM = 1)

None.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

## **Example**

Syntax	Description
MPY uns(HI(*AR3-)), uns(HI(*CDP+)), AC1 :: MPY uns(LO(*AR3-)), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is stored in AC1. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the lower part of CDP is stored in AC0. When AR3– is used with HI/LO, AR3 is decremented by 2. When CDP+ is used with HI/LO, CDP is incremented by 2.

#### Execution

```
M40(rnd(uns(HI(Lmem))[16:0]*uns(HI(Cmem))[16:0])) -> ACy
M40(rnd(uns(LO(Lmem))[16:0]*uns(LO(Cmem))[16:0])) -> ACx
```

# MPY::MPY Parallel Multiplies

Before				After			
AC0	FF	8000	0000	AC0	00	3F80	0000
XAR3		00	10FE	XAR3		00	10FC
Data memory							
10FFh			FE00	10FFh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	FF	8000	0000	AC1	00	7F80	0000
Data memory							
10FEh			FF00	10FEh			FF00
Coeff memor	У						
2000h			8000	2000h			8000

5-476 Instruction Set Descriptions SWPU067E

## Parallel Multiplies

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	MPY[R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx	No	5 (*)	1	Х

(\*) 1 LSB is allocated to instruction slot #2.

## Opcode

| 1001 0010 | XXXM MMYY | YMMM 00mm | uuDD DDg%

## **Operands**

ACx, ACy, Cmem, Xmem, Ymem

#### Description

This instruction performs two parallel multiply operations in one cycle. The operations are executed in the D-unit MACs:

```
ACy = Ymem * HI(Cmem)
:: ACx = Xmem * LO(Cmem)
```

The first operation performs a multiplication in the D-unit MAC2. The input operands of the multiplier are the contents of data memory operand Ymem, extended to 17 bits, and the content of data memory operand HI(Cmem) which is addressed by DAGEN path C with the EA (effective address); the data, which can be assumed to be the higher part of long word coefficient data, is driven on data bus B2DB and sign extended to 17 bits in the MAC2.

The second operation performs a multiplication in the D-unit MAC1. The input operands of the multiplier are the contents of data memory operand Xmem, extended to 17 bits, and the content of data memory operand LO(Cmem) which is addressed by DAGEN path C with the next address of EA (EA+1 when EA is even, EA-1 when EA is odd); the data, which can be assumed to be the lower part of long word coefficient data, is driven on data bus BDB and sign extended to 17 bits in the MAC1.

- ☐ The input operands are extended to 17 bits according to uns.
  - If the optional uns keyword is applied to the input operand, the content of the memory location is zero extended to 17 bits.
  - If the optional uns keyword is not applied to the input operand, the content of the memory location is sign extended to 17 bits according to SXMD.
- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- Multiplication overflow detection depends on SMUL.

	The 32-bit result of the multiplication is sign extended to 40 bits.
	Rounding is performed according to RDM, if the optional rnd keyword is applied to the instruction.
	Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit is set.
	When an overflow is detected, the accumulator is saturated according to SATD. $ \label{eq:saturated} % \begin{center} $
	Because this instruction occupies both instruction slots #1 and #2, this can not be executed in parallel with other instructions.
	The Xmem operand can access the MMRs but the Ymem operand can not.
<b></b> .	

This instruction provides the option to locally set M40 to 1 for the execution of the instruction, if the optional M40 keyword is applied to the instruction.

For this instruction, the Cmem operand is accessed through the BAB, BDB, and B2DB buses; on some C55xx-based devices, the BAB, BDB, and B2DB buses are only connected to internal memory and not to external memory. To prevent the generation of a bus error, the Cmem operand must not be mapped on external memory.

## Compatibility with C54x devices (C54CM = 1)

None.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL, SXMD

Affects ACOVx, ACOVy

**Repeat** This instruction can be repeated.

## Example

Syntax	Description
MPY uns(*AR3-), uns(HI(*CDP+)), AC1 :: MPY uns(*AR2-), uns(LO(*CDP+)), AC0	Both instructions are performed in parallel. The product of the unsigned content addressed by AR3 and the unsigned content addressed by the higher part of the coefficient data pointer register (CDP) is stored in AC1. The product of the unsigned content addressed by AR2 and the unsigned content addressed by the lower part of the CDP is stored in AC0. AR3 and AR2 are decremented by 1. When CDP+ is used with HI/LO, CDP is incremented by 2.

#### Execution

```
M40(rnd(uns(Xmem) [16:0] * uns(LO(Cmem)) [16:0])) -> ACx
M40(rnd(uns(Ymem) [16:0] * uns(HI(Cmem)) [16:0])) -> ACy
```

Before				After			
AC0	FF	8000	0000	AC0	00	3F80	0000
XAR2		00	10FE	XAR2		00	10FD
XAR3		00	20FE	XAR3		00	20FD
Data memory							
10FEh			FE00	10FEh			FE00
XCDP		00	2000	XCDP		00	2002
Coeff memor	У						
2001h			4000	2001h			4000
AC1	FF	8000	0000	AC1	00	7F80	0000
Data memory							
20FEh			FF00	20FFh			FF00
Coeff memor	У						
2000h			8000	2000h			8000

### MPYM::MOV

Multiply with Parallel Store Accumulator Content to Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	MPYM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	No	4	1	Х

#### **Opcode**

| 1000 0111 | XXXM MMYY | YMMM SSDD | 000x ssU%

#### **Operands**

ACx, ACy, Tx, Xmem, Ymem

#### Description

This instruction performs two operations in parallel: multiply and store:

$$ACy = rnd(Tx * Xmem)$$
  
::  $Ymem = HI(ACx << T2)$  [, T3 = Xmem]

The first operation performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of Tx, sign extended to 17 bits, and the content of data memory operand Xmem, sign extended to 17 bits.

- ☐ If FRCT = 1, the output of the multiplier is shifted to the left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.
- This instruction provides the option to store the 16-bit data memory operand Xmem in temporary register T3.

The second operation shifts the accumulator ACx by the content of T2 and stores ACx(31-16) to data memory operand Ymem. If the 16-bit value in T2 is not within -32 to +31, the shift is saturated to -32 or +31 and the shift is performed with this value.

- ☐ The input operand is shifted in the D-unit shifter according to SXMD.
- After the shift, the high part of the accumulator, ACx(31–16), is stored to the memory location.

#### Compatibility with C54x devices (C54CM = 1)

Memory)

When this instruction is executed with M40 = 0, compatibility is ensured. When this instruction is executed with C54CM = 1, the 6 LSBs of T2 determine the shift quantity. The 6 LSBs of T2 define a shift quantity within -32 to +31. When the 16-bit value in T2 is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

me	Smit quantit	y to within = 16 to =1.
	are applied by the user ACy =	it = 1 and the SXMD bit = 0, then the saturate and uns keywords to the instruction regardless of the optional keywords selected, with the following syntax:  rnd(Tx * Xmem)  n = HI(saturate(uns(ACx << T2))) [,T3 = Xmem]
	is applied to by the user ACy =	bit = 1 and the SXMD bit = 1, then only the saturate keyword to the instruction regardless of the optional keywords selected, with the following syntax:  rnd(Tx * Xmem)  n = HI(saturate(ACx << T2)) [,T3 = Xmem]
Affe	ected by	C54CM, FRCT, M40, RDM, SATD, SMUL, SST, SXMD
Affe	ects	ACOVy
Thi	s instruction	can be repeated.
Se	e the followir	ng other related instructions:
	ADD::MOV	(Addition with Parallel Store Accumulator Content to Memory)
	MACM::MC Content to	DV (Multiply and Accumulate with Parallel Store Accumulator Memory)
	MASM::MC Content to	NV (Multiply and Subtract with Parallel Store Accumulator Memory)

□ SUB::MOV (Subtraction with Parallel Store Accumulator Content to

**Status Bits** 

Repeat

See Also

### Example

Syntax	Description
MPYMR *AR0+, T0, AC1 :: MOV HI(AC0 << T2), *AR1+	Both instructions are performed in parallel. The content addressed by AR0 is multiplied by the content of T0. Since FRCT = 1, the result is multiplied by 2, rounded, and stored in AC1. The content of AC0 is shifted by the content of T2, and AC0(31–16) is stored at the address of AR1. AR0 and AR1 are both incremented by 1.

Before				After			
AC0	FF	8421	1234	AC0	FF	8421	1234
AC1	00	0000	0000	AC1	00	2000	0000
AR0			0200	AR0			0201
AR1			0300	AR1			0301
T0			4000	T0			4000
T2			0004	T2			0004
200			4000	200			4000
300			1111	300			4211
FRCT			1	FRCT			1
ACOV1			0	ACOV1			0
CARRY			0	CARRY			0

5-482 Instruction Set Descriptions

#### NEG

### Negate Accumulator, Auxiliary, or Temporary Register Content

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	NEG [src,] dst	Yes	2	1	Х

#### Opcode

0011 010E FSSS FDDD

#### **Operands**

dst, src

#### Description

This instruction computes the 2s complement of the content of the source register (src):

dst = - src

This instruction clears the CARRY status bit to 0 for all nonzero values of src. If src equals 0, the CARRY status bit is set to 1.

- ☐ When the destination operand (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are sign extended to 40 bits according to SXMD.
  - If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - Overflow detection and CARRY status bit depends on M40.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination operand (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source operand (src) of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - Overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by M40, SATA, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

**See Also** See the following other related instructions:

BNOT (Complement Accumulator, Auxiliary, or Temporary Register Bit)

NOT (Complement Accumulator, Auxiliary, or Temporary Register Content)

#### **Example**

Syntax	Description
NEG AC1, AC0	The 2s complement of the content of AC1 is stored in AC0.

5-484 Instruction Set Descriptions



### No Operation

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	NOP	Yes	1	1	D
[2]	NOP_16	Yes	2	1	D

0010 000E Opcode

**Operands** none

Instruction [1] increments the program counter register (PC) by 1 byte. Description

Instruction [2] increments the PC by 2 bytes.

Affected by **Status Bits** none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
NOP	The program counter (PC) is incremented by 1 byte.

### NOT

Complement Accumulator, Auxiliary, or Temporary Register Content

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	NOT [src,] dst	Yes	2	1	Х

#### **Opcode**

0011 011E FSSS FDDD

# Operands Description

dst, src

This instruction computes the 1s complement (bitwise complement) of the content of the source register (src).

- ☐ When the destination (dst) operand is an accumulator:
  - The bit inversion is performed on 40 bits in the D-unit ALU and the result is stored in the destination accumulator.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The bit inversion is performed on 16 bits in the A-unit ALU and the result is stored in the destination auxiliary or temporary register.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** 

Affected by none

Affects none

Repeat

This instruction can be repeated.

See Also

See the following other related instructions:

- ☐ BNOT (Complement Accumulator, Auxiliary, or Temporary Register Bit)
- □ BNOT (Complement Memory Bit)
- ☐ NEG (Negate Accumulator, Auxiliary, or Temporary Register Content)

Syntax	Description
NOT AC0, AC1	The content of AC0 is complemented and the result is stored in AC1.

Before		After	
AC0	7E 2355 4FC0	AC0	7E 2355 4FC0
AC1	00 2300 5678	AC1	81 DCAA B03F

OR

Bitwise OR

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	OR src, dst	Yes	2	1	Х
[2]	OR k8, src, dst	Yes	3	1	X
[3]	OR k16, src, dst	No	4	1	Х
[4]	OR Smem, src, dst	No	3	1	Х
[5]	OR ACx << #SHIFTW[, ACy]	Yes	3	1	Х
[6]	<b>OR</b> k16 <b>&lt;&lt; #16</b> , [ACx,] ACy	No	4	1	Х
[7]	OR k16 << #SHFT, [ACx,] ACy	No	4	1	Х
[8]	OR k16, Smem	No	4	1	Х

Description	These instructions perform a bitwise OR operation:						
	In the D-unit, if the destination operand is an accumulator.						
	In the A-unit ALU, if the destination operand is an auxiliary or temporary register.						
	☐ In the A-unit ALU, if the destination operand is the memory.						
Status Bits	Affected by C54CM						
	Affects none						
See Also	See the following other related instructions:						
	☐ AND (Bitwise AND)						
	☐ XOR (Bitwise Exclusive OR)						

### **Syntax Characteristics**

			Parallel			
No.	Syntax		Enable Bit	Size	Cycles	Pipeline
[1]	OR src, dst		Yes	2	1	Х
Opcod	le		001	LO 10	1E FSS	S FDDD
Opera	nds	dst, src				
Descri	ption	This instruction performs	s a bitwise OR operation b	etwee	n two reg	isters:
		dst = dst   src				
		When the destination	n (dst) operand is an accu	ımulato	or:	
		The operation is	performed on 40 bits in the	ne D-u	nit ALU.	
		Input operands a	are zero extended to 40 bi	its.		
		•	temporary register is the s 6 LSBs of the auxiliary or t		. , .	
		☐ When the destination	n (dst) operand is an auxil	iary or	tempora	ry register
		■ The operation is	performed on 16 bits in th	ne A-ui	nit ALU.	
			or is the source (src) oper accumulator are used to pe			
Status	Bits	Affected by none				
		Affects none				
Repea	t	This instruction can be re	epeated.			

Syntax	Description
OR AC1, AC0	The content of AC0 is ORed with the content of AC1 and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	OR k8, src, dst	Yes	3	1	Х

#### **Opcode**

0001 101E kkkk kkkk FDDD FSSS

**Operands** 

dst, k8, src

**Description** 

This instruction performs a bitwise OR operation between a source (src) register content and an 8-bit value, k8:

dst = src | k8

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
	The content of AC1 is ORed with the unsigned 8-bit value (FFh) and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	OR k16, src, dst	No	4	1	Х

Opcode

0111 1110 kkkk kkkk kkkk kkkk FDDD FSSS

**Operands** 

dst, k16, src

Description

This instruction performs a bitwise OR operation between a source (src) register content and a 16-bit unsigned constant, k16:

dst = src | k16

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
OR #FFFFh, AC1, AC0	The content of AC1 is ORed with the unsigned 16-bit value (FFFFh) and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	OR Smem, src, dst	No	3	1	Х

#### **Opcode**

1101 1010 AAAA AAAI FDDD FSSS

#### **Operands**

dst, Smem, src

#### **Description**

This instruction performs a bitwise OR operation between a source (src) register content and a memory location (Smem):

dst = src | Smem

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** Affected by none

> Affects none

#### Repeat This instruction can be repeated.

Syntax	Description
OR *AR3, AC1, AC0	The content of AC1 is ORed with the content addressed by AR3 and the result is stored in AC0.

### **Syntax Characteristics**

No. Syntax		Parallel Enable Bit	Size	Cycles	Pipeline				
[5] <b>OR</b> ACx << #SI	HIFTW[, ACy]	Yes	3	1	X				
Opcode	000	1 000E DD:	ss 00	001 xxS	SH IFTW				
Operands	ACx, ACy, SHIFTW								
Description	This instruction performs a bitwise OR operation between an accumulator (ACy) content and and an accumulator (ACx) content shifted by the 6-bit value, SHIFTW:								
	ACy = ACy   (ACx <<< #SHIFTW)								
	The shift and OR operations a shifter.	☐ The shift and OR operations are performed in one cycle in the D-unit shifter.							
	☐ When M40 = 0 and C54CM = 0, input operands ACx(31–0) are zero extended to 40 bits. Otherwise, ACx(39–0) is used as is.								
	☐ The input operand (ACx) is shifted by a 6-bit immediate value in the D-unit shifter.								
	☐ The CARRY status bit is not affected by the logical shift operation.								
	Compatibility with C54x devices	(C54CM = 1)							
	When C54CM = 1, the intermedian locally set to 1. The 8 upper bits cleared.		•						
Status Bits	Affected by C54CM, M40								
	Affects none								
Repeat	This instruction can be repeated.								
Example	•								
Syntax	Description				1				

Syntax	Description
OR AC0 << #4, AC1	The content of AC1 is ORed with the content of AC0 logically shifted to the left by 4 bits and the result is stored in AC1.

Before				After			
AC0	7E	2355	4FC0	AC0	7E	2355	4FC0
AC1	0F	E340	5678	AC1	0 F	F754	FE78

### **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[6]	OR k16 << #16	, [ACx,] ACy			No	4	1	Х
Opcode	<b>)</b>		0111	1010 kkkk	kkkk   kkk	k kk	kk SSD	D 011x
Operan	ds	ACx, ACy, k1	16					
Descrip	otion		•	ms a bitwise O -bit unsigned co	•			

ACy = ACx | (k16 <<< #16)

☐ The operation is performed on 40 bits in the D-unit ALU.

☐ Input operands are zero extended to 40 bits.

☐ The input operand (k16) is shifted 16 bits to the MSBs.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
OR #FFFFh << #16, AC1, AC0	The content of AC1 is ORed with the unsigned 16-bit value (FFFh) logically shifted to the left by 16 bits and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax				Paral Enable	. • .	Size	Cycles	Pipeline
[7]	OR k16 << #SHFT, [ACx,] ACy				No		4	1	Х
Opcod	e	0111	0011	kkkk	kkkk	kkkk	kk	kk SSI	DD SHFT

**Operands** 

ACx, ACy, k16, SHFT

Description

This instruction performs a bitwise OR operation between an accumulator (ACx) content and a 16-bit unsigned constant, k16, shifted to the left by the 4-bit value, SHFT:

 $ACy = ACx \mid (k16 <<< \#SHFT)$ 

- ☐ The shift and OR operations are performed in one cycle in the D-unit shifter.
- $\square$  When M40 = 0 and C54CM = 0, input operands ACx(31-0) are zero extended to 40 bits. Otherwise, ACx(39-0) is used as is.
- The input operand (k16) is shifted by a 4-bit immediate value in the D-unit shifter.
- ☐ The CARRY status bit is not affected by the logical shift operation

**Status Bits** 

Affected by C54CM, M40

Affects none

Repeat

This instruction can be repeated.

Syntax	Description
OR #FFFFh << #15, AC1, AC0	The content of AC1 is ORed with the unsigned 16-bit value (FFFh) logically shifted to the left by 15 bits and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[8]	OR k16, Smem	No	4	1	Х

| 1111 0101 | AAAA AAAI | kkkk kkkk kkkk kkkk Opcode

**Operands** k16, Smem

**Description** This instruction performs a bitwise OR operation between a memory location

(Smem) and a 16-bit unsigned constant, k16:

Smem = Smem | k16

☐ The operation is performed on 16 bits in the A-unit ALU.

☐ The result is stored in memory.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

#### **Example**

Syntax	Description
OR #0FC0h, *AR1	The content addressed by AR1 is ORed with the unsigned 16-bit value (FC0h) and the result is stored in the location addressed by AR1.

Before After \*AR1 5678 \*AR1 5FF8

#### POP

Pop Top of Stack

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	POP dst1, dst2	Yes	2	1	Х
[2]	POP dst	Yes	2	1	X
[3]	POP dst, Smem	No	3	1	X
[4]	POP dbl(ACx)	Yes	2	1	X
[5]	POP Smem	No	2	1	X
[6]	POP dbl(Lmem)	No	2	1	X

Description	۱
-------------	---

These instructions move the content of the data memory location addressed by the data stack pointer (SP) to:

- an accumulator, auxiliary, or temporary register
- a data memory location

When the destination register is an accumulator, the guard bits and the 16 higher bits of the accumulator, ACx(39–16), are reloaded (unchanged) with the current value and are not modified by these instructions.

The increment operation performed on SP is done by the A-unit address generator dedicated to the stack addressing management.

#### **Status Bits**

Affected by none

Affects none

#### See Also

See the following other related instructions:

- POPBOTH (Pop Accumulator or Extended Auxiliary Register Content from Stack Pointers)
- □ PSH (Push to Top of Stack)
- □ PSHBOTH (Push Accumulator or Extended Auxiliary Register Content to Stack Pointers)

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	POP dst1, dst2	Yes	2	1	Х

0011 101E FSSS FDDD **Opcode** 

**Note:** FSSS = dst1, FDDD = dst2

**Operands** dst1, dst2

**Description** This instruction moves the content of the 16-bit data memory location pointed

by SP to destination register dst1 and moves the content of the 16-bit data

memory location pointed by SP + 1 to destination register dst2.

When the destination register, dst1 or dst2, is an accumulator, the content of the 16-bit data memory operand is moved to the destination accumulator low part, ACx(15-0). The guard bits and the 16 higher bits of the accumulator, ACx(39–16), are reloaded (unchanged) with the current value and are not

modified by this instruction. SP is incremented by 2.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
POP AC0, AC1	The content of the memory location pointed by the data stack pointer (SP) is copied to
	AC0(15–0) and the content of the memory location pointed by SP + 1 is copied to
	AC1(15–0). bits 39–16 of the accumulators are unchanged. The SP is incremented by 2.

Before				After			
AC0	00	4500	0000	AC0	00	4500	4890
AC1	F7	5678	9432	AC1	F7	5678	2300
SP			0300	SP			0302
300			4890	300			4890
301			2300	301			2300

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	POP dst	Yes	2	1	Х

**Opcode** 0101 000E FDDD x010

**Operands** dst

**Description** This instruction moves the content of the 16-bit data memory location pointed

by SP to destination register dst.

When the destination register, dst, is an accumulator, the content of the 16-bit data memory operand is moved to the destination accumulator low part, ACx(15-0). The guard bits and the 16 higher bits of the accumulator, ACx(39-16), are reloaded (unchanged) with the current value and are not

modified by this instruction. SP is incremented by 1.

Status Bits Affected by none

Affects none

**Repeat** This instruction cannot be repeated with a single conditional or unconditional

repeat instruction. It can be repeated in other repeat instructions.

Syntax	Description
	The content of the memory location pointed by the data stack pointer (SP) is copied to AC0(15–0). bits 39–16 of AC0 are unchanged. The SP is incremented by 1.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	POP dst, Smem	No	3	1	Х

| 1110 0100 | AAAA AAAI | FDDD x1xx **Opcode** 

**Operands** dst, Smem

**Description** This instruction moves the content of the 16-bit data memory location pointed by SP to destination register dst and moves the content of the 16-bit data

memory location pointed by SP + 1 to data memory (Smem) location.

When the destination register, dst, is an accumulator, the content of the 16-bit data memory operand is moved to the destination accumulator low part, ACx(15-0). The guard bits and the 16 higher bits of the accumulator, ACx(39-16), are reloaded (unchanged) with the current value and are not

modified by this instruction. SP is incremented by 2.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
POP AC0, *AR3	The content of the memory location pointed by the data stack pointer (SP) is copied to AC0(15–0) and the content of the memory location pointed by SP + 1 is copied to the location addressed by AR3. bits 39–16 of AC0 are unchanged. The SP is incremented by 2.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	POP dbl(ACx)	Yes	2	1	Х

**Opcode** 0101 000E xxDD x011

**Operands** ACx

**Description** This instruction moves the content of the 16-bit data memory location pointed

by SP to the accumulator high part ACx(31–16) and moves the content of the 16-bit data memory location pointed by SP + 1 to the accumulator low part

ACx(15-0).

The guard bits of the accumulator, ACx(39–32), are reloaded (unchanged)

with the current value and are not modified by this instruction. SP is

incremented by 2.

Status Bits Affected by none

Affects none

**Repeat** This instruction cannot be repeated with a single conditional or unconditional

repeat instruction. It can be repeated in other repeat instructions.

Syntax	Description
POP dbl(AC1)	The content of the memory location pointed by the data stack pointer (SP) is copied to AC1(31–16) and the content of the memory location pointed by SP + 1 is copied to
	AC1(15–0). bits 39–32 of AC1 are unchanged. The SP is incremented by 2.

Before		After	
AC1	03 3800 FC00	AC1	03 5644 F800
SP	0304	SP	0306
304	5644	304	5644
305	F800	305	F800

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	POP Smem	No	2	1	Х

| 1011 | 1011 | AAAA AAAI Opcode

**Operands** Smem

**Description** This instruction moves the content of the 16-bit data memory location pointed

by SP to data memory (Smem) location. SP is incremented by 1.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
	The content of the memory location pointed by the data stack pointer (SP) is copied to the location addressed by AR1. The SP is incremented by 1.

Before		After	
AR1	0200	AR1	0200
SP	0300	SP	0301
200	3400	200	6903
300	6903	300	6903

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	POP dbl(Lmem)	No	2	1	Х

### Opcode | 1011 1000 | AAAA AAAI

Operands

Lmem

Description

This instruction moves the content of the 16-bit data memory location pointed by SP to the 16 highest bits of data memory location Lmem and moves the content of the 16-bit data memory location pointed by SP + 1 to the 16 lowest bits of data memory location Lmem.

When Lmem is at an even address, the two 16-bit values popped from the stack are stored at memory location Lmem in the same order. When Lmem is at an odd address, the two 16-bit values popped from the stack are stored at memory location Lmem in the reverse order.

SP is incremented by 2.

**Status Bits** 

Affected by none

Affects

none

Repeat

This instruction can be repeated.

Syntax	Description
POP dbl(*AR3-)	The content of the memory location pointed by the data stack pointer (SP) is copied to the 16 highest bits of the location addressed by AR3 and the content of the memory location pointed by SP + 1 is copied to the 16 lowest bits of the location addressed by AR3. Because this instruction is a long-operand instruction, AR3 is decremented by 2 after the execution. The SP is incremented by 2.

# **POPBOTH**

Pop Accumulator or Extended Auxiliary Register Content from Stack Pointers

### **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[1]	POPBOTH xdst	t				Yes	2	1	X
Opcode						010	01 00	OE XDD	D 0100
Operar	nds	xdst							
Description		This instruction moves the content of two 16-bit data memory locations addressed by the data stack pointer (SP) and system stack pointer (SSP) to accumulator ACx or to the 23-bit destination register (XARx, XSP, XSSP, XDP, or XCDP).							
		The content of xdst(15–0) is loaded from the location addressed by SP and the content of xdst(31–16) is loaded from the location addressed by SSP.							
		When xdst is a 23-bit register, the upper 9 bits of the data memory addressed by SSP are discarded and only the 7 lower bits of the data memory are loaded into the high part of xdst(22–16).							
				an accumulato	_		•		
Status	Bits	Affec	ted by	none					
		Affec	ets	none					
Repeat	:	This	instructior	can be repeate	ed.				
See Als	so	See the following other related instructions:							
		F	POP (Pop	Top of Stack)					
		F	PSH (Push	to Top of Stac	k)				
		_	PSHBOTH Stack Poin	(Push Accumu ters)	ilator or	Extended Au	ıxiliary	Register	Content to

#### port

#### Peripheral Port Register Access Qualifiers

#### **Syntax Characteristics**

		Parallel			
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	port(Smem)	No	1	1	D
[2]	port(k16)	No	3	1	D
Opcod	e			100	1001
				100	1010

#### **Operands**

k16, Smem

#### Description

These operand qualifiers allow you to locally disable access toward the data memory and enable access to the 64K-word I/O space. The I/O data location is specified by the Smem, Xmem, or Ymem fields.

- An operand qualifier may be included in any instruction making a word single data memory access Smem or Xmem that is used in a read operation, except the DELAY and MACMZ instructions.
- ☐ A readport() operand qualifier cannot be used in any instruction making a dual memory access Xmem or Ymem that is used in a read operation. There is an exception for the instructions making a dual read/write memory access of the type Ymem = Xmem, or Smem = coeff, where readport() qualifier can be used.
- An operand qualifier may be included in any instruction making a word single data memory access Smem or Ymem that is used in a write operation, except the DELAY and MACMZ instructions.
- □ A writeport() operand qualifier cannot be used in any instruction making a dual memory access Xmem or Ymem that is used in a write operation. There is an exception for the instructions making a dual read/write memory access of the type Ymem = Xmem, or coeff = Smem, where writeport() qualifier can be used.
- An operand qualifier cannot be executed as a stand-alone instruction (assembler generates an error message).

Any instruction making a word single data memory access Smem (except those listed above) can use the port(k16) addressing mode to access the 64K-word I/O space with an immediate address. When an instruction uses

port(k16), the 16-bit unsigned constant, k16, is encoded in a 2-byte extension to the instruction. Because of the extension, an instruction using port(k16) cannot be executed in parallel with another instruction.

The following indirect operands cannot be used for accesses to I/O space. An instruction using one of these operands requires a 2-byte extension to the instruction. Because of the extension, an instruction using one of the following indirect operands cannot be executed with these operand qualifiers.

*ARn(#K16)
------------

\*+ARn(#K16)

\*CDP(#K16)

\*+CDP(#K16)

**Status Bits** Affected by none

> Affects none

An instruction using this operand qualifier can be repeated. Repeat

#### Example 1

Syntax	Description
MOV port(*CDP+), T2	The content addressed by CDP (I/O address) is loaded into T2. After being used for the address, CDP is incremented by 1.

Syntax	Description
MOV *CDP, port(#456h)	The content addressed by CDP is written to I/O address 456h.

## **PSH**

# Push to Top of Stack

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	PSH src1, src2	Yes	2	1	Х
[2]	PSH src	Yes	2	1	X
[3]	PSH src,Smem	No	3	1	X
[4]	PSH dbl(ACx)	Yes	2	1	X
[5]	PSH Smem	No	2	1	X
[6]	PSH dbl(Lmem)	No	2	1	X

Description	These instructions move one or two operands to the data memory location addressed by the data stack pointer (SP). The operands may be:				
	<ul><li>an accumulator, auxiliary, or temporary register</li><li>a data memory location</li></ul>				
	The decrement operation performed on SP is done by the A-unit address generator dedicated to the stack addressing management.				
Status Bits	Affected by none				
	Affects none				
See Also	See the following other related instructions:				
	☐ POP (Pop Top of Stack)				
	□ POPBOTH (Pop Accumulator or Extended Auxiliary Register Content from Stack Pointers)				
	☐ PSHBOTH (Push Accumulator or Extended Auxiliary Register Content to Stack Pointers)				

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	PSH src1, src2	Yes	2	1	X

0011 100E FSSS FDDD **Opcode** 

Note: FSSS = src1, FDDD = src2

**Operands** src1, src2

**Description** This instruction decrements SP by 2, then moves the content of the source

register src1 to the 16-bit data memory location pointed by SP and moves the content of the source register src2 to the 16-bit data memory location pointed

by SP + 1.

When the source register, src1 or src2, is an accumulator, the source accumulator low part, ACx(15-0), is moved to the 16-bit data memory

operand.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
PSH AR0, AC1	The data stack pointer (SP) is decremented by 2. The content of AR0 is copied to the memory location pointed by SP and the content of AC1(15–0) is copied to the memory location pointed by SP + 1.

Before				After				
AR0			0300	AR0			0300	
AC1	03	5644	F800	AC1	03	5644	F800	
SP			0300	SP			02FE	
2FE			0000	2FE			0300	
2FF			0000	2FF			F800	
300			5890	300			5890	

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	PSH src	Yes	2	1	Х

0101 000E FSSS x110 Opcode

**Operands** src

Description This instruction decrements SP by 1, then moves the content of the source

> register (src) to the 16-bit data memory location pointed by SP. When the source register is an accumulator, the source accumulator low part,

ACx(15–0), is moved to the 16-bit data memory operand.

**Status Bits** Affected by none

> Affects none

Repeat This instruction cannot be repeated with a single conditional or unconditional

repeat instruction. It can be repeated in other repeat instructions.

Syntax	Description
	The data stack pointer (SP) is decremented by 1. The content of AC0(15–0) is copied to
	the memory location pointed by SP.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	PSH src, Smem	No	3	1	Х

1110 0100 AAAA AAAI FSSS x0xx **Opcode** 

**Operands** Smem, src

Description This instruction decrements SP by 2, then moves the content of the source

> register (src) to the 16-bit data memory location pointed by SP and moves the content of the data memory (Smem) location to the 16-bit data memory

location pointed by SP + 1.

When the source register is an accumulator, the source accumulator low part,

ACx(15–0), is moved to the 16-bit data memory operand.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
PSH AC0, *AR3	The data stack pointer (SP) is decremented by 2. The content of AC0(15–0) is copied to the memory location pointed by SP and the content addressed by AR3 is copied to the memory location pointed by SP + 1.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	PSH dbl(ACx)	Yes	2	1	Х

0101 000E xxSS x111 Opcode

**Operands** ACx

This instruction decrements SP by 2, then moves the content of the Description

> accumulator high part ACx(31-16) to the 16-bit data memory location pointed by SP and moves the content of the accumulator low part ACx(15-0) to the

16-bit data memory location pointed by SP + 1.

**Status Bits** Affected by none

> Affects none

Repeat This instruction cannot be repeated with a single conditional or unconditional

repeat instruction. It can be repeated in other repeat instructions.

Syntax	Description
PSH dbl(AC0)	The data stack pointer (SP) is decremented by 2. The content of AC0(31–16) is copied to the memory location pointed by SP and the content of AC0(15–0) is copied to the memory location pointed by SP + 1.

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	PSH Smem	No	2	1	Х

| 1011 | 0101 | AAAA AAAI Opcode

Smem **Operands** 

Description This instruction decrements SP by 1, then moves the content of the data

memory (Smem) location to the 16-bit data memory location pointed by SP.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
PSH *AR1	The data stack pointer (SP) is decremented by 1. The content addressed by AR1 is copied to the memory location pointed by SP.

Before		After			
*AR1	6903	*AR1	6903		
SP	0305	SP	0304		
304	0000	304	6903		
305	0300	305	0300		

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	PSH dbl(Lmem)	No	2	1	Х

#### 1011 0111 AAAA AAAI Opcode

**Operands** 

Lmem

Description

This instruction decrements SP by 2, then moves the 16 highest bits of data memory location Lmem to the 16-bit data memory location pointed by SP and moves the 16 lowest bits of data memory location Lmem to the 16-bit data memory location pointed by SP + 1.

When Lmem is at an even address, the two 16-bit values pushed onto the stack are stored at memory location Lmem in the same order. When Lmem is at an odd address, the two 16-bit values pushed onto the stack are stored at

memory location Lmem in the reverse order.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
PSH dbl(*AR3-)	The data stack pointer (SP) is decremented by 2. The 16 highest bits of the content at the location addressed by AR3 are copied to the memory location pointed by SP and the 16 lowest bits of the content at the location addressed by AR3 are copied to the memory location pointed by SP + 1. Because this instruction is a long-operand instruction, AR3 is decremented by 2 after the execution.

# **PSHBOTH**

Push Accumulator or Extended Auxiliary Register Content to Stack Pointers

### **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[1]	PSHBOTH xsrc	;				Yes	2	1	Х
Opcode	e					010	01 00	OE XSS	SS 0101
Operan	nds	xsr	C						
Description		This instruction moves the lower 32 bits of ACx or the content of the 23-bit source register (XARx, XSP, XSSP, XDP, or XCDP) to the two 16-bit memory locations addressed by the data stack pointer (SP) and system stack pointer (SSP).							
		The content of xsrc(15–0) is moved to the location addressed by SP and the content of xsrc(31–16) is moved to the location addressed by SSP.							
			en xsrc is P are filled		egister, the u	pper 9 bits of	the loc	ation add	dressed by
Status	Bits	Affe	ected by	none					
		Affe	ects	none					
Repeat	:	Thi	s instruction	on can be	repeated.				
See Als	50	See the following other related instructions:							
			POP (Pop	o Top of S	tack)				
				H (Pop A		or Extended A	Auxiliar	y Registe	er Content
			PSH (Pus	sh to Top o	of Stack)				

### RESET

Software Reset

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RESET	No	2	?	D

1001 0100 xxxx xxxx Opcode

**Operands** none

Description This instruction performs a nonmaskable software reset that can be used any

time to put the device in a known state.

The reset instruction affects ST0\_55, ST1\_55, ST2\_55, IFR0, IFR1, and T2 (Table 5-6 and Figure 5-3); status register ST3\_55 and interrupt vectors pointer registers (IVPD and IVPH) are not affected. When the reset instruction is acknowledged, the INTM is set to 1 to disable maskable interrupts. All pending interrupts in IFR0 and IFR1 are cleared. The initialization of the system control register, the interrupt vectors pointer, and the peripheral registers is different from the initialization performed by a hardware reset.

**Status Bits** Affected by none

> Affects IFR0, IFR1, ST0\_55, ST1\_55, ST2\_55

Repeat This instruction cannot be repeated.

Table 5–6. Effects of a Software Reset on DSP Registers

Register	Bit	Reset Value	Comment
T2	All	0	All bits are cleared. To ensure TMS320C54x DSP compatibility, instructions affected by ASM bit will use a shift count of 0 (no shift).
IFR0	All	0	All pending interrupt flags are cleared.
IFR1	All	0	All pending interrupt flags are cleared.
ST0_55	ACOV2	0	AC2 overflow flag is cleared.
	ACOV3	0	AC3 overflow flag is cleared.
	TC1	1	Test control flag 1 is cleared.
	TC2	1	Test control flag 2 is cleared.
	CARRY	1	CARRY bit is cleared.
	ACOV0	0	AC0 overflow flag is cleared.
	ACOV1	0	AC1 overflow flag is cleared.
	DP	0	All bits are cleared, data page 0 is selected.
ST1_55	BRAF	0	This flag is cleared.
	CPL	0	The DP (rather than SP) direct addressing mode is selected. Direct accesses to data space are made relative to the data page register (DP).
	XF	1	External flag is set.
	НМ	0	When an active HOLD signal forces the DSP to place its external interface in the high-impedance state, the DSP continues executing code from internal memory.
	INTM	1	Maskable interrupts are globally disabled.
	M40	0	32-bit (rather than 40-bit) computation mode is selected for the D unit.
	SATD	0	CPU will not saturate overflow results in the D unit.
	SXMD	1	Sign-extension mode is on.
	C16	0	Dual 16-bit mode is off. For an instruction that is affected by C16, the D-unit ALU performs one 32-bit operation rather than two parallel 16-bit operations.
	FRCT	0	Results of multiply operations are not shifted.
	C54CM	1	TMS320C54x-compatibility mode is on.
	ASM	0	Instructions affected by ASM will use a shift count of 0 (no shift).


Table 5–6. Effects of a Software Reset on DSP Registers (Continued)

Register	Bit	Reset Value	Comment
ST2_55	ARMS	0	When you use the AR indirect addressing mode, the DSP mode (rather than control mode) operands are available.
	DBGM	1	Debug events are disabled.
	EALLOW	0	A program cannot write to the non-CPU emulation registers.
	RDM	0	When an instruction specifies that an operand should be rounded, the CPU uses rounding to the infinite (rather than rounding to the nearest).
	CDPLC	0	CDP is used for linear addressing (rather than circular addressing).
	AR7LC	0	AR7 is used for linear addressing.
	AR6LC	0	AR6 is used for linear addressing.
	AR5LC	0	AR5 is used for linear addressing.
	AR4LC	0	AR4 is used for linear addressing.
	AR3LC	0	AR3 is used for linear addressing.
	AR2LC	0	AR2 is used for linear addressing.
	AR1LC	0	AR1 is used for linear addressing.
	AR0LC	0	AR0 is used for linear addressing.

5-516 Instruction Set Descriptions SWPU067E

Figure 5–3. Effects of a Software Reset on Status Registers

### ST0\_55



8	0
	DP
	0

ST1\_55

	15	14	13	12	11	10	9	8
	BRAF	CPL	XF	НМ	INTM	M40	SATD	SXMD
	0	0	1	0	1	0	0	1
	7	6	5	4				0
	C16	FRCT	C54CM			ASM		
,	0	0	1			0		

ST2\_55

15	14	13	12	11	10	9	8
ARMS	Rese	erved	DBGM	EALLOW	RDM	Reserved	CDPLC
0			1	0	0		0
7	6	5	4	3	2	1	0
AR7LC	AR6LC	AR5LC	AR4LC	AR3LC	AR2LC	AR1LC	AR0LC
0	0	0	0	0	0	0	0

RET

Return Unconditionally

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RET	Yes	2	5	D

**Opcode** 

0100 100E xxxx x100

**Operands** 

none

**Description** 

This instruction passes control back to the calling subroutine.

After returning from a called subroutine, the CPU restores the value of two internal registers: the program counter (PC) and a loop context register. The CPU uses these values to re-establish the context of the program sequence.

In the slow-return process (default), the return address (from the PC) and the loop context bits are restored from the stacks (in memory). When the CPU returns from a subroutine, the speed at which these values are restored is dependent on the speed of the memory accesses.

In the fast-return process, the return address (from the PC) and the loop context bits are restored from the return address register (RETA) and the control-flow context register (CFCT). You can read from or write to RETA and CFCT as a pair with dedicated, 32-bit load and store instructions. For fast-return mode operation, see the *TMS320C55x DSP CPU Reference Guide* (SPRU371).

- ☐ The loop context bits concatenated with the 8 MSBs of the return address are popped from the top of the system stack pointer (SSP). The SSP is incremented by 1 word in the address phase of the pipeline.
- ☐ The 16 LSBs of the return address are popped from the top of the data stack pointer (SP). The SP is incremented by 1 word in the address phase of the pipeline.

Before<br/>Return $\rightarrow$ <br/>SSP = x(Loop bits):PC(23-16)After<br/>Return $\rightarrow$ <br/>SSP = x + 1Previously stored data

Before → S Return

Return After  $\rightarrow$  SP = y + 1 Return

PC(15-0)

Previously stored data

Syntax	Description	
Example		
	RETI (Retu	ırn from Interrupt)
	RETCC (R	eturn Conditionally)
	CALLCC (C	Call Conditionally)
	☐ CALL (Call	Unconditionally)
See Also	See the following	ng other related instructions:
Repeat	This instruction	cannot be repeated.
	Affects	none
Status Bits	Affected by	none

The program counter is loaded with the return address of the calling subroutine.

RET

### **RETCC**

### Return Conditionally

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles†	Pipeline
[1]	RETCC cond	Yes	3	5/5	R

<sup>†</sup> x/y cycles: x cycles = condition true, y cycles = condition false

#### **Opcode**

0000 001E xCCC CCCC xxxx xxxx

#### **Operands**

cond

#### Description

This instructions evaluates a single condition defined by the cond field in the read phase of the pipeline. If the condition is true, a return occurs to the return address of the calling subroutine. There is a 1-cycle latency on the condition setting. A single condition can be tested as determined by the cond field of the instruction. See Table 1–3 for a list of conditions.

After returning from a called subroutine, the CPU restores the value of two internal registers: the program counter (PC) and a loop context register. The CPU uses these values to re-establish the context of the program sequence.

In the slow-return process (default), the return address (from the PC) and the loop context bits are restored from the stacks (in memory). When the CPU returns from a subroutine, the speed at which these values are restored is dependent on the speed of the memory accesses.

In the fast-return process, the return address (from the PC) and the loop context bits are restored from the return address register (RETA) and the control-flow context register (CFCT). You can read from or write to RETA and CFCT as a pair with dedicated, 32-bit load and store instructions. For fast-return mode operation, see the *TMS320C55x DSP CPU Reference Guide* (SPRU371).

When a return from a subroutine occurs:

- ☐ The loop context bits concatenated with the 8 MSBs of the return address are popped from the top of the system stack pointer (SSP). The SSP is incremented by 1 word in the read phase of the pipeline.
- □ The 16 LSBs of the return address are popped from the top of the data stack pointer (SP). The SP is incremented by 1 word in the read phase of the pipeline.

#### 

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40 was set to 1.

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**Repeat** This instruction cannot be repeated.

**See Also** See the following other related instructions:

- ☐ CALL (Call Unconditionally)
- ☐ CALLCC (Call Conditionally)
- RET (Return Unconditionally)
- ☐ RETI (Return from Interrupt)

Syntax	Description
RETCC ACOV0 = #0	The AC0 overflow bit is equal to 0, the program counter (PC) is loaded with the
	return address of the calling subroutine.

Before		After	
ACOV0	0	ACOV0	0
PC		PC	(return address)
SP		SP	

### RETI

### Return from Interrupt

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RETI	No	2	5	D

#### **Opcode**

0100 100E xxxx x101

### **Operands**

none

Description

This instruction passes control back to the interrupted task.


After returning from an interrupt service routine (ISR), the CPU automatically restores the value of some CPU registers and two internal registers: the program counter (PC) and a loop context register. The CPU uses these values to re-establish the context of the program sequence.

In the slow-return process (default), the return address (from the PC), the loop context bits, and some CPU registers are restored from the stacks (in memory). When the CPU returns from an ISR, the speed at which these values are restored is dependent on the speed of the memory accesses.

In the fast-return process, the return address (from the PC) and the loop context bits are restored from the return address register (RETA) and the control-flow context register (CFCT). You can read from or write to RETA and CFCT as a pair with dedicated, 32-bit load and store instructions. Some CPU registers are restored from the stacks (in memory). For fast-return mode operation, see the *TMS320C55x DSP CPU Reference Guide* (SPRU371).

- ☐ The loop context bits concatenated with the 8 MSBs of the return address are popped from the top of the system stack pointer (SSP). The SSP is incremented by 1 word in the address phase of the pipeline.
- ☐ The 16 LSBs of the return address are popped from the top of the data stack pointer (SP). The SP is incremented by 1 word in the address phase of the pipeline.
- ☐ The debug status register (DBSTAT) content is popped from the top of SSP. The SSP is incremented by 1 word in the access phase of the pipeline.
- ☐ The status register 1 (ST1\_55) content is popped from the top of SP. The SP is incremented by 1 word in the access phase of the pipeline.
- ☐ The 7 higher bits of status register 0 (ST0\_55) concatenated with 9 zeroes are popped from the top of SSP. The SSP is incremented by 1 word in the read phase of the pipeline.

The status register 2 (ST2\_55) content is popped from the top of SP. The SP is incremented by 1 word in the read phase of the pipeline.



Before 
$$\rightarrow$$
 SP = y PC(15-0)

Return SP = y + 1 ST1\_55

SP = y + 2 ST2\_55

After  $\rightarrow$  SP = y + 3 Previously stored data

Return

**Status Bits** Affected by none Affects none Repeat This instruction cannot be repeated. See Also See the following other related instructions:

- ☐ INTR (Software Interrupt)
- ☐ RET (Return Unconditionally)
- ☐ RETCC (Return Conditionally)
- ☐ TRAP (Software Trap)

Syntax	Description
RETI	The program counter (PC) is loaded with the return address of the interrupted task.

### ROL

### Rotate Left Accumulator, Auxiliary, or Temporary Register Content

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
	ROL BitOut, src, BitIn, dst				
[1]	ROL TC2, src, TC2, dst	Yes	3	1	X
[2]	ROL TC2, src, CARRY, dst	Yes	3	1	X
[3]	ROL CARRY, src, TC2, dst	Yes	3	1	Х
[4]	ROL CARRY, src, CARRY, dst	Yes	3	1	X

### **Opcode**

0001 001E FSSS xx11 FDDD 0xvv

### **Operands**

dst, src

### Description

This instruction performs a bitwise rotation to the MSBs. Both TC2 and CARRY can be used to shift in one bit (BitIn) or to store the shifted out bit (BitOut). The one bit in BitIn is shifted into the source (src) operand and the shifted out bit is stored to BitOut.

- ☐ When the destination (dst) operand is an accumulator:
  - if an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the register are zero extended to 40 bits
  - the operation is performed on 40 bits in the D-unit shifter
  - BitIn is inserted at bit position 0
  - BitOut is extracted at a bit position according to M40
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - if an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation
  - the operation is performed on 16 bits in the A-unit ALU
  - BitIn is inserted at bit position 0
  - BitOut is extracted at bit position 15

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

#### **Status Bits**

Affected by

CARRY, M40, TC2

Affects

CARRY, TC2

Repeat	This instruction can be repeated.			
See Also	See the following other related instructions:			
	☐ ROR (Rotate Right Accumulator, Auxiliary, or Temporary Register Content)			

Syntax	Description
ROL CARRY, AC1, TC2, AC1	The value of TC2 (1) before the execution of the instruction is shifted into the LSB of AC1 and bit 31 shifted out from AC1 is stored in the CARRY status bit. The rotated value is stored in AC1. Because M40 = 0, the guard bits (39–32) are cleared.

Before		After	
AC1	OF E340 5678	AC1	00 C680 ACF1
TC2	1	TC2	1
CARRY	1	CARRY	1
M40	0	M4 0	0

### ROR

### Rotate Right Accumulator, Auxiliary, or Temporary Register Content

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
	ROR BitIn, src, BitOut, dst				
[1]	ROR TC2, src, TC2, dst	Yes	3	1	X
[2]	ROR TC2, src, CARRY, dst	Yes	3	1	X
[3]	ROR CARRY, src, TC2, dst	Yes	3	1	X
[4]	ROR CARRY, src, CARRY, dst	Yes	3	1	X

### Opcode

0001 001E FSSS xx11 FDDD 1xvv

### **Operands**

dst, src

### Description

This instruction performs a bitwise rotation to the LSBs. Both TC2 and CARRY can be used to shift in one bit (BitIn) or to store the shifted out bit (BitOut). The one bit in BitIn is shifted into the source (src) operand and the shifted out bit is stored to BitOut.

- ☐ When the destination (dst) operand is an accumulator:
  - if an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the register are zero extended to 40 bits
  - the operation is performed on 40 bits in the D-unit shifter
  - BitIn is inserted at a bit position according to M40
  - BitOut is extracted at bit position 0
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - if an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation
  - the operation is performed on 16 bits in the A-unit ALU
  - BitIn is inserted at bit position 15
  - BitOut is extracted at bit position 0

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

#### **Status Bits**

Affected by

CARRY, M40, TC2

**Affects** 

CARRY, TC2

Repeat This instruction can be repeated.

See Also See the following other related instructions:

☐ ROL (Rotate Left Accumulator, Auxiliary, or Temporary Register Content)

Syntax	Description
	The value of TC2 (1) before the execution of the instruction is shifted into bit 31 of AC0 and the LSB shifted out from AC0 is stored in TC2. The rotated value is stored in AC1. Because M40 = 0, the guard bits (39–32) are cleared.

Before		After	
AC0	5F B000 1234	AC0	5F B000 1234
AC1	00 C680 ACF1	AC1	00 D800 091A
TC2	1	TC2	0
M40	0	M4 0	0

### ROUND

#### Round Accumulator Content

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	ROUND [ACx,] ACy	Yes	2	1	Х

### **Opcode**

0101 010E DDSS 101%

#### **Operands**

ACx, ACy

### **Description**

This instruction performs a rounding of the source accumulator ACx in the

ACy = rnd(ACx)

- ☐ The rounding operation depends on RDM:
  - When RDM = 0, the biased rounding to the infinite is performed. 8000h (2<sup>15</sup>) is added to the 40-bit source accumulator ACx.
  - When RDM = 1, the unbiased rounding to the nearest is performed. According to the value of the 17 LSBs of the 40-bit source accumulator ACx, 8000h (215) is added:

```
if( 8000h < bit(15-0) < 10000h)
   add 8000h to the 40-bit source accumulator ACx
else if ( bit (15-0) == 8000h)
```

if(bit(16) == 1)

add 8000h to the 40-bit source accumulator ACx

If a rounding has been performed, the 16 lowest bits of the result are cleared to 0.

- Addition overflow detection depends on M40.
- No addition carry report is stored in CARRY status bit.
- ☐ If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, the rounding is performed without clearing the LSBs of accumulator ACx.

**Status Bits** Affected by C54CM, M40, RDM, SATD

> Affects ACOVy

Repeat This instruction cannot be repeated.

Syntax	Description
ROUND AC0, AC1	The content of AC0 is added to 8000h, the 16 LSBs are cleared to 0, and the result is stored in AC1. M40 is cleared to 0, so overflow is detected at bit 31;
	SATD is cleared to 0, so AC1 is not saturated.

Before			After			
AC0	EF OF	F0 8023	AC0	EF	0FF0	8023
AC1	00 00	00 0000	AC1	EF	0FF1	0000
RDM		1	RDM			1
M40		0	M40			0
SATD		0	SATD			0
ACOV1		0	ACOV1			1

### **RPT**

### Repeat Single Instruction Unconditionally

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RPT k8	Yes	2		AD
[2]	RPT k16	Yes	3	1	AD
[3]	RPT CSR	Yes	2	1	AD

### Description

This instruction repeats the next instruction or the next two paralleled instructions the number of times specified by the content of the computed single repeat register (CSR) + 1 or an immediate value, kx + 1. This value is loaded into the repeat counter register (RPTC). The maximum number of executions of a given instruction or paralleled instructions is  $2^{16} - 1$  (65535).

The repeat single mechanism triggered by these instructions is interruptible.

These instructions cannot be repeated.

These instructions cannot be used as the last instruction in a repeat loop structure.

Two paralleled instructions can be repeated when following the parallelism general rules.

See section 1.5 for a list of instructions that cannot be used in a repeat single mechanism.

#### **Status Bits**

Affected by none

Affects none

#### See Also

See the following other related instructions:

- RPTADD (Repeat Single Instruction Unconditionally and Increment CSR)
- RPTB (Repeat Block of Instructions Unconditionally)
- ☐ RPTCC (Repeat Single Instruction Conditionally)
- RPTSUB (Repeat Single Instruction Unconditionally and Decrement CSR)

### Repeat Single Instruction Unconditionally

### **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RPT k8			Yes	2	1	AD
[2]	RPT k16			Yes	3	1	AD
Opcod	e	k8		03	.00 1	10E   kkk	k kkkk
		k16		0000 110E k	kk k	kkk   kkk	k kkkk
Operai	nds	kx					
Descri	ption	This instruction repeats the next instruction or the next two paralle instructions the number of times specified by an immediate value, kx + 1. Trepeat counter register (RPTC):					
		☐ Is loaded	with the immedi	ate value in the add	dress p	hase of th	e pipeline.
		☐ Is decren	nented by 1 in the	e decode phase of	the rep	eated inst	ruction.
	Contains 0 at the end of the repeat single mechanism.						
		Must not mechanis		en it is being decre	mented	d in the rep	peat single
		The repeat si	ngle mechanism	triggered by this in	structio	on is interr	uptible.
		Two parallele general rules		an be repeated who	en follo	wing the p	oarallelism
		This instructi	on cannot be u	sed as the last ir	structio	on in a re	epeat loop
		See section 1 mechanism.	.5 for a list of ins	tructions that canno	ot be us	sed in a rep	peat single
Status	Bits	Affected by	none				
		Affects	none				
Repea	t	This instruction	on cannot be rep	eated.			
OLIVE:					0.15		= =c:

### Example 1

Syntax	Description
RPT #3	The single instruction following the repeat instruction is repeated four times.
MACM *AR3+, *AR4+, AC1	

Before		After	
AC1	00 0000 0000	AC1	00 3376 AD10
AR3	0200	AR3	0204
AR4	0400	AR4	0404
200	AC03	200	AC03
201	3468	201	3468
202	FE00	202	FE00
203	23DC	203	23DC
400	D768	400	D768
401	6987	401	6987
402	3400	402	3400
403	7900	403	7900

Syntax	Description
RPT #513	A single instruction is repeated as defined by the unsigned 16-bit value + 1 (513 + 1).

### Repeat Single Instruction Unconditionally

### **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline		
[3]	RPT CSR			Yes	2	1	AD		
Opcod	e			01	00 10	OE xxx	x x000		
Operar	nds	none							
Descri	ption	instructions the	n repeats the next in a number of times species of times species (CSR) + 1. The	ecified by the	e conte	ent of the	computed		
		☐ Is loaded v	vith CSR content in the	e address ph	ase of	the pipeli	ne.		
		☐ Is decreme	ented by 1 in the decod	de phase of t	he rep	eated inst	truction.		
		☐ Contains 0 at the end of the repeat single mechanism.							
		Must not be accessed when it is being decremented in the repeat single mechanism.							
		The repeat single mechanism triggered by this instruction is interruptible.							
		Two paralleled general rules.	n follo	wing the	parallelism				
		This instructio structure.	n cannot be used as	the last in	structio	on in a re	epeat loop		
		See section 1.9 mechanism.	5 for a list of instruction	s that canno	t be us	ed in a re	peat single		
Status	Bits	Affected by	none						
		Affects	none						
Repeat	t	This instruction	cannot be repeated.						

Syntax	Description
RPT CSR	The single instruction following the repeat instruction is repeated as defined
MACM *AR3+, *AR4+, AC1	by the content of CSR + 1.

Before			After			
AC1	00 0000	0000	AC1	00	3376	AD10
CSR		0003	CSR			0003
AR3		0200	AR3			0204
AR4		0400	AR4			0404
200		AC03	200			AC03
201		3468	201			3468
202		FE00	202			FE00
203		23DC	203			23DC
400		D768	400			D768
401		6987	401			6987
402		3400	402			3400
403		7900	403			7900

### RPTADD

### Repeat Single Instruction Unconditionally and Increment CSR

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RPTADD CSR, TAX	Yes	2	1	Х
[2]	RPTADD CSR, k4	Yes	2	1	X

### Description

These instructions repeat the next instruction or the next two paralleled instructions the number of times specified by the content of the computed single repeat register (CSR) + 1. This value is loaded into the repeat counter register (RPTC). The maximum number of executions of a given instruction or paralleled instructions is  $2^{16} - 1$  (65535).

With the A-unit ALU, these instructions allow the content of CSR to be incremented. The CSR modification is performed in the execute phase of the pipeline; there is a 3-cycle latency between the CSR modification and its usage in the address phase.

The repeat single mechanism triggered by these instructions is interruptible.

Two paralleled instructions can be repeated when following the parallelism general rules.

These instructions cannot be repeated.

These instructions cannot be used as the last instruction in a repeat loop structure.

See section 1.5 for a list of instructions that cannot be used in a repeat single mechanism.

### **Status Bits**

Affected by none

Affects none

#### See Also

See the following other related instructions:

- ☐ RPT (Repeat Single Instruction Unconditionally)
- □ RPTB (Repeat Block of Instructions Unconditionally)
- ☐ RPTCC (Repeat Single Instruction Conditionally)
- RPTSUB (Repeat Single Instruction Unconditionally and Decrement CSR)

### Repeat Single Instruction Unconditionally and Increment CSR

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RPTADD CSR, TAX	Yes	2	1	Χ

### Opcode

0100 100E FSSS x001

### **Operands**

TAx

### **Description**

This instruction repeats the next instruction or the next two paralleled instructions the number of times specified by the content of the computed single repeat register (CSR) + 1. The repeat counter register (RPTC):

- ☐ Is loaded with CSR content in the address phase of the pipeline.
- ☐ Is decremented by 1 in the decode phase of the repeated instruction.
- ☐ Contains 0 at the end of the repeat single mechanism.
- Must not be accessed when it is being decremented in the repeat single mechanism.

With the A-unit ALU, this instruction allows the content of CSR to be incremented by the content of TAx. The CSR modification is performed in the execute phase of the pipeline; there is a 3-cycle latency between the CSR modification and its usage in the address phase.

The repeat single mechanism triggered by this instruction is interruptible.

Two paralleled instructions can be repeated when following the parallelism general rules.

This instruction cannot be used as the last instruction in a repeat loop structure.

See section 1.5 for a list of instructions that cannot be used in a repeat single mechanism.

### **Status Bits**

Affected by none

Affects

none

### Repeat

This instruction cannot be repeated.

Syntax	Description
,	A single instruction is repeated as defined by the content of CSR + 1. The content of CSR is incremented by the content of temporary register T1.

### Repeat Single Instruction Unconditionally and Increment CSR

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	RPTADD CSR, k4	Yes	2	1	Х

### Opcode

0100 100E kkkk x010

### **Operands** Description

k4

This instruction repeats the next instruction or the next two paralleled instructions the number of times specified by the content of the computed single repeat register (CSR) + 1. The repeat counter register (RPTC):

- ☐ Is loaded with CSR content in the address phase of the pipeline.
- ☐ Is decremented by 1 in the decode phase of the repeated instruction.
- Contains 0 at the end of the repeat single mechanism.
- ☐ Must not be accessed when it is being decremented in the repeat single mechanism.

With the A-unit ALU, this instruction allows the content of CSR to be incremented by k4. The CSR modification is performed in the execute phase of the pipeline; there is a 3-cycle latency between the CSR modification and its usage in the address phase.

The repeat single mechanism triggered by this instruction is interruptible.

Two paralleled instructions can be repeated when following the parallelism general rules.

This instruction cannot be used as the last instruction in a repeat loop structure.

See section 1.5 for a list of instructions that cannot be used in a repeat single mechanism.

### **Status Bits**

Affected by none

Affects none

### Repeat

This instruction cannot be repeated.

Description
A single instruction is repeated as defined by the content of CSR + 1. The content of CSR is incremented by the unsigned 4-bit value (2).
ł

### **RPTB**

### Repeat Block of Instructions Unconditionally

### **Syntax Characteristics**

	0	Parallel	0:	0 1	D:
No.	Syntax	Enable Bit	Size	Cycles	Pipeline
[1]	RPTBLOCAL pmad	Yes	2	1	AD
[2]	RPTB pmad	Yes	3	1	AD

1,1	IN IBLOOKE	maa				103	_	'	/\D
[2]	RPTB pmad					Yes	3	1	AD
Descrip	otion	These instructions repeat a block of instructions the number of times specified by:							
			The conten	t of BRC0 +	1, if no loop	has alrea	ady beer	n detecte	d.
			The conterdetected.	nt of BRS1	+ 1, if one	level of t	he loop	has alre	eady been
		Loop structures defined by these instructions must have the following characteristics:							
			☐ The minimum number of instructions executed within one loop iteration is 2.						
			The minimu	um number	of cycles exe	ecuted with	hin one	loop itera	ation is 2.
		Since the result of updating BRCx (and BRAF in C54CM = 1) with instruction cycles from the end of the loop is uncertain (effective in same iteration or the next iteration depending on the pipeline state) operation is prohibited.						tive in the	
					ration can o	-		-	ching to a
			C54CM bit	in ST1_55 d	cannot be mo	odified wit	hin a blo	ock-repea	at loop.
		These instructions cannot be repeated.							
			e section 1.5 echanism.	for a list of	instructions	that canno	ot be use	ed in a re	peat block
Status	Bits	Aff	ected by	none					
		Aff	ects	none					
See Als	30	Se	e the following	ng other rela	ated instructi	ons:			
			RPT (Repe	at Single In	struction Und	conditiona	lly)		
			RPTADD (F	Repeat Sing	le Instruction	Uncondit	ionally a	nd Increr	ment CSR)
			RPTCC (R	epeat Single	e Instruction	Condition	ally)		
			RPTSUB (F	Repeat Singl	e Instruction	Uncondition	onally ar	nd Decrer	ment CSR)

### Repeat Block of Instructions Unconditionally

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RPTBLOCAL pmad	Yes	2	1	AD

## Opcode

0100 101E 1111 1111

### **Operands**

pmad

### Description

This instruction repeats a block of instructions the number of times specified by:

- the content of BRC0 + 1, if no loop has already been detected. In this case:
  - In the address phase of the pipeline, RSA0 is loaded with the program address of the first instruction of the loop.
  - The program address (pmad) of the last instruction of the loop (that may be two parallel instructions) is computed in the address phase of the pipeline and stored in REA0.
  - BRC0 is decremented at the address phase of the last instruction of the loop when its content is not equal to 0.
  - BRC0 contains 0 after the block-repeat operation has ended.
- the content of BRS1 + 1, if one level of the loop has already been detected. In this case:
  - BRC1 is loaded with the content of BRS1 in the address phase of the repeat block instruction.
  - In the address phase of the pipeline, RSA1 is loaded with the program address of the first instruction of the loop.
  - The program address of the last instruction of the loop (that may be two parallel instructions) is computed in the address phase of the pipeline and stored in REA1.
  - BRC1 is decremented at the address phase of the last instruction of the loop when its content is not equal to 0.
  - BRC1 contains 0 after the block-repeat operation has ended.
  - BRS1 content is not impacted by the block-repeat operation.

Loop structures defined by this instruction must have the following characteristics:					
☐ The minimum number of instructions executed within one loop iteration is 2.					
☐ The minimum number of cycles executed within one loop iteration is 2.					
☐ The maximum loop size is 128 bytes.					
☐ Since the result of updating BRCx (and BRAF in C54CM = 1) within 3 instruction cycles from the end of the loop is uncertain (effective in the same iteration or the next iteration depending on the pipeline state), this operation is prohibited.					
☐ C54CM bit in ST1_55 cannot be modified within a block-repeat loop.					
☐ The following instructions cannot be used as the last instruction in the loop structure:					
RPT RPTCC RPTADD					
RPTSUB XCC XCCPART					
Note: Instructions if (cond) execute (AD_Unit), or if (cond) execute (D_Unit) must be replaced with their mnemonic ID: XCC and XCCPART as the last instruction in the loop structure if the instruction is executed with the instruction with which it is paralleled (if (cond) execute (AD_Unit)    instruction_executes conditionally)					
A local loop is defined as when all the code of the loop is repeatedly executed from within the instruction buffer queue (IBQ):					
All the code of the local loop must fit within the 128-byte, 4-byte-aligned IBQ; therefore, local repeat blocks are limited to 128 bytes minus the 0 to 3 bytes of first-instruction misalignment. The 128th byte of the IBQ can only occur in a paralleled instruction. See Figure 5–4 for legal uses of the RPTBLOCAL instruction.					
bytes of first-instruction misalignment. The 128th byte of the IBQ can only occur in a paralleled instruction. See Figure 5-4 for legal uses of the					
bytes of first-instruction misalignment. The 128th byte of the IBQ can only occur in a paralleled instruction. See Figure 5-4 for legal uses of the					
bytes of first-instruction misalignment. The 128th byte of the IBQ can only occur in a paralleled instruction. See Figure 5–4 for legal uses of the RPTBLOCAL instruction.					
<ul> <li>bytes of first-instruction misalignment. The 128th byte of the IBQ can only occur in a paralleled instruction. See Figure 5–4 for legal uses of the RPTBLOCAL instruction.</li> <li>The following instructions cannot be used in any form in a local loop code:</li> </ul>					
<ul> <li>bytes of first-instruction misalignment. The 128th byte of the IBQ can only occur in a paralleled instruction. See Figure 5–4 for legal uses of the RPTBLOCAL instruction.</li> <li>The following instructions cannot be used in any form in a local loop code:</li> <li>BCC CALL IDLE</li> </ul>					

	The only branch instructions allowed in a RPTBLOCAL structure are the branch instructions with a target branch address pointing to an instruction included within the loop code and being at a higher address than the branching instruction. In this case, the branch conditionally (BCC) instruction is executed in 3 cycles and the condition is evaluated in the address phase of the pipeline (there is a 3-cycle latency on the condition setting).
Co	mpatibility with C54x devices (C54CM = 1)
Wh	en C54CM = 1:
	This instruction only uses block-repeat level 0; block-repeat level 1 is disabled.
	The block-repeat active flag (BRAF) is set to 1. BRAF is cleared to 0 at the end of the block-repeat operation when BRC0 contains 0.
	You can stop an active block-repeat operation by clearing BRAF to 0.
	Block-repeat control registers for level 1 are not used. Nested block-repeat operations are supported using the C54x convention with context save/restore and BRAF. When an interrupt is acknowledged, unlike the C54x device, BRAF is captured into the control-flow context register (CFCT), and saved to the stack. You can use a block/local loop instruction in an interrupt without preserving BRAF (while preserving BRC0, RSA0, and REA0).
	BRAF is automatically cleared to 0 when a far branch (FB) or far call (FCALL) instruction is executed.
Affe	ected by none

SWPU067E

**Status Bits** 

Repeat

Affects

none

This instruction cannot be repeated.

### Example

Syntax	Description
RPTBLOCAL	A block of instructions is repeated as defined by the content of BRC0 + 1.

	Address	BRC0	RSA0	REA0	BRS1
MOV #3, BRC0		0003	0000	0000	0000
RPTBLOCAL {	004003	?*	4005	400D	?
	004005	?	?	?	?
	00400D	DTZ**	?	?	?
}		0000	4005	400D	0000
*?: Unchanged **DTZ: Decrease till zero					

Instruction Set Descriptions 5-542

## Figure 5–4. Legal Uses of Repeat Block of Instructions Unconditionally (RPTBLOCAL) Instruction

(a) 128-Byte Unaligned Loop-Legal Use

The entire local repeat block and the *next instruction* reside in the IBQ, this code is accepted by the assembler.

(b) 129-Byte Unaligned Loop with Single Instruction at End of Loop—Illegal Use

```
......; no alignment directive

RPTBLOCAL {

1st instruction

...... } 129-byte loop body

Last instruction

(nonparalleled = single)

}

next instruction
......
```

The RPTBLOCAL instruction is not aligned; the *next instruction* may not be fetched in the IBQ. Because the last instruction of the local repeat block is a nonparalleled (single) instruction, the CPU must confirm that the *next instruction* does not have a parallel enable bit; therefore, this code is rejected by the assembler.

## Figure 5–4. Legal Uses of Repeat Block of Instructions Unconditionally (RPTBLOCAL) Instruction (Continued)

(c) 129-Byte Unaligned Loop with Paralleled Instruction at End of Loop-Legal Use

```
RPTBLOCAL {

1st instruction

...... } 129-byte loop body

Last instruction (paralleled)

}

next instruction
......
```

The RPTBLOCAL instruction is not aligned; the *next instruction* may not be fetched in the IBQ. Because the last instruction of the local repeat block is a paralleled instruction, the CPU does not need to confirm that the *next instruction* does not have a parallel enable bit; therefore, this code is accepted by the assembler.

(d) 129-Byte Aligned Loop with Single Instruction at End of Loop—Legal Use

```
align 4 ; alignment directive

RPTBLOCAL {

1st instruction

...... } 129-byte loop body

Last instruction
(nonparalleled = single)

}

next instruction
......
```

The RPTBLOCAL instruction is aligned, so the entire local repeat block and the *next instruction* reside in the IBQ. Because the *next instruction* is in the IBQ, the CPU can confirm that the *next instruction* does not have a parallel enable bit; therefore, this code is accepted by the assembler.

# Figure 5–4. Legal Uses of Repeat Block of Instructions Unconditionally (RPTBLOCAL) Instruction (Continued)

(e) 130-Byte Unaligned Loop-Illegal Use

The RPTBLOCAL instruction is not aligned; the entire local repeat block may not reside in the IBQ. Because the last instruction of the local repeat block may not reside in the IBQ, this code is rejected by the assembler.

(f) 130-Byte Aligned Loop with Single Instruction at End of Loop-Legal Use

```
align 4 ; alignment directive

NOP_16||NOP ; 3-byte instruction

RPTBLOCAL {

1st instruction

...... } 130-byte loop body

Last instruction

(nonparalleled = single)

}

next instruction
......
```

The NOP instructions are aligned so the RPTBLOCAL instruction, the entire local repeat block, and the *next instruction* reside in the IBQ. Because the *next instruction* is in the IBQ, the CPU can confirm that the *next instruction* does not have a parallel enable bit; therefore, this code is accepted by the assembler.

# Figure 5–4. Legal Uses of Repeat Block of Instructions Unconditionally (RPTBLOCAL) Instruction (Continued)

(g) 132-Byte Aligned Loop with Paralleled Instruction at End of Loop-Legal Use

```
align 4 ; alignment directive

NOP_16 ; 2-byte instruction

RPTBLOCAL {

1st instruction

...... } 132-byte loop body

Last instruction (paralleled)

}

next instruction
......
```

The NOP instruction is aligned, so the RPTBLOCAL instruction and the entire local repeat block reside in the IBQ; the *next instruction* is not fetched in the IBQ. Because the last instruction of the local repeat block is a paralleled instruction, the CPU does not need to confirm that the *next instruction* does not have a parallel enable bit; therefore, this code is accepted by the assembler.

### Repeat Block of Instructions Unconditionally

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	RPTB pmad	Yes	3	1	AD

#### **Opcode**

| 0000 111E | 1111 1111 | 1111 1111

### **Operands**

pmad

### **Description**

This instruction repeats a block of instructions the number of times specified by:

- the content of BRC0 + 1, if no loop has already been detected. In this case:
  - In the address phase of the pipeline, RSA0 is loaded with the program address of the first instruction of the loop.
  - The program address (pmad) of the last instruction of the loop (that may be two parallel instructions) is computed in the address phase of the pipeline and stored in REA0.
  - BRC0 is decremented at the address phase of the last instruction of the loop when its content is not equal to 0.
  - BRC0 contains 0 after the block-repeat operation has ended.
- the content of BRS1 + 1, if one level of the loop has already been detected. In this case:
  - BRC1 is loaded with the content of BRS1 in the address phase of the repeat block instruction.
  - In the address phase of the pipeline, RSA1 is loaded with the program address of the first instruction of the loop.
  - The program address of the last instruction of the loop (that may be two parallel instructions) is computed in the address phase of the pipeline and stored in REA1.
  - BRC1 is decremented at the address phase of the last instruction of the loop when its content is not equal to 0.
  - BRC1 contains 0 after the block-repeat operation has ended.
  - BRS1 content is not impacted by the block-repeat operation.

	op structures defined by these instructions must have the following aracteristics:				
	The minimum number of instructions executed within one loop iteration is 2.				
	The minimum number of cycles executed within one loop iteration is 2.				
	The maximum loop size is 64 Kbytes.				
	The block-repeat operation can only be cleared by branching to a destination address outside the active block-repeat loop.				
	Since the result of updating BRCx (and BRAF in C54CM = 1) within 3 instruction cycles from the end of the loop is uncertain (effective in the same iteration or the next iteration depending on the pipeline state), this operation is prohibited.				
	C54CM bit in ST1_55 cannot be modified within a block-repeat loop.				
	The following instructions cannot be used as the last instruction in the loop structure:				
	RPT RPTCC RPTADD				
	RPTSUB XCC				
	See section 1.5 for a list of instructions that cannot be used in the block-repeat loop code.				
Со	mpatibility with C54x devices (C54CM = 1)				
Wh	nen C54CM = 1:				
	This instruction only uses block-repeat level 0; block-repeat level 1 is disabled.				
	The block-repeat active flag (BRAF) is set to 1. BRAF is cleared to 0 at the end of the block-repeat operation when BRC0 contains 0.				
	You can stop an active block-repeat operation by clearing BRAF to 0.				
	Block-repeat control registers for level 1 are not used. Nested block-repeat operations are supported using the C54x convention with context save/restore and BRAF. The control-flow context register (CFCT) values are not used.				
	BRAF is automatically cleared to 0 when a far branch (FB) or far call (FCALL) instruction is executed.				

Status Bits Affected by none

Affects none

**Repeat** This instruction cannot be repeated.

Syntax	Description
	A block of instructions is repeated as defined by the content of BRC0 + 1. A second loop of instructions is repeated as defined by the content of BRS1 + 1 (BRC1 is loaded with the content of BRS1).

	Address	BRC0	RSA0	REA0	BRS1	BRC1	RSA1	REA1
MOV #3, BRC0		0003	0000	0000	0000	0000	0000	0000
MOV #1, BRC1		?*	?	?	0001	0001	?	?
RPTB {	004006	?	4009	4017	?	?	?	?
	004009	?	?	?	?	?	?	?
RPTBLOCAL {	00400B	?	?	?	?	(BRS1)	400D	4015
	00400D	?	?	?	?	?	?	?
	004015	?	?	?	?	DTZ**	?	?
}								
	004017	DTZ**	?	?	?	?	?	?
}		0000	4009	4017	0001	0000	400D	4015
*?: Unchanged								
**DTZ: Decrease ti	ill zero							

#### RPTCC

### Repeat Single Instruction Conditionally

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	RPTCC k8, cond	Yes	3	1	AD

#### **Opcode**

cond, k8

### **Operands**

Description

This instruction evaluates a single condition defined by the cond field and as long as the condition is true, the next instruction or the next two paralleled instructions is repeated the number of times specified by an 8-bit immediate value, k8 + 1. The maximum number of executions of a given instruction or paralleled instructions is  $2^8 - 1$  (255). See Table 1-3 for a list of conditions.

0000 000E xCCC CCCC kkkk kkkk

The 8 LSBs of the repeat counter register (RPTC):

- Are loaded with the immediate value at the address phase of the pipeline.
- Are decremented by 1 in the decode phase of the repeated instruction.

The 8 MSBs of RPTC:

- ☐ Are loaded with the cond code at the address phase of the pipeline.
- ☐ Are untouched during the instruction execution.

At each step of the iteration, the condition defined by the cond field is tested in the execute phase of the pipeline. When the condition becomes false, the instruction repetition stops.

- If the condition becomes false at any execution of the repeated instruction, the 8 LSBs of RPTC are corrected to indicate exactly how many iterations were not performed.
- □ Since the condition is evaluated in the execute phase of the repeated instruction, when the condition is tested false, some of the succeeding iterations of that repeated instruction may have gone through the address, access, and read phases of the pipeline. Therefore, they may have modified the pointer registers used in the DAGEN units to generate data memory operands addresses in the address phase.

When the instruction structure is exited, reading the computed single-repeat register (CSR) content enables you to determine how many instructions have gone through the address phase of the pipeline. You may then use the Repeat Single Instruction Unconditionally instruction [3] to rewind the pointer registers. Note that this must only be performed when a false condition has been met inside the instruction structure.

☐ The following table provides the 8 LSBs of RPTC and CSR once the instruction structure is exited.

If the condition is not met	RPTC[7:0] content after exiting loop	CSR content after exiting loop
At 1 <sup>st</sup> iteration	RPTCinit + 1	4
At 2 <sup>nd</sup> iteration	RPTCinit	4
At 3 <sup>rd</sup> iteration	RPTC – 1	4
•••		
At RPTCinit – 2 iteration	4	3
At RPTCinit – 1 iteration	3	2
At RPTCinit iteration	2	1
At RPTCinit + 1 iteration	1	0
Never	0	0

RPTCinit is the number of requested iterations minus 1.

The repeat single mechanism triggered by this instruction is interruptible. Saving and restoring the RPTC content in ISRs enables you to preserve the instruction structure context.

Instead of programming a number of iterations (minus 1) equal to 0, it is recommended that you use the conditional execute() structure.

This instruction cannot be used as the last or the second to last instruction in a repeat loop structure.

See section 1.5 for a list of instructions that cannot be used in a repeat single mechanism.

In addition, any store–to–memory instruction including push instructions cannot be used in a conditional repeat single mechanism.

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40 was set to 1.

Status Bits Affected by ACOVx, CARRY, C54CM, M40, TCx

Affects ACOVx

**Repeat** This instruction cannot be repeated.

See Also	See the following other related instructions:
	☐ RPT (Repeat Single Instruction Unconditionally)
	☐ RPTADD (Repeat Single Instruction Unconditionally and Increment CSR)
	☐ RPTB (Repeat Block of Instructions Unconditionally)
	☐ RPTSUB (Repeat Single Instruction Unconditionally and Decrement CSR)

Syntax	Description
RPTCC #7, AC1 > #0	As long as the content of AC1 is greater than 0 and the repeat counter is not equal to 0, the next single instruction is repeated as defined by the unsigned 8-bit value (7) + 1. At the address phase of the pipeline, RPTC is automatically initialized to 4107h and then is immediately decreased to 4106h.

RPTCC #7, AC1 > #0	address:	004004
		004008
		00400B

Before				After			
AC1	00	2359	0340	AC1	00	1FC2	7B40
TO			0340	TO			0340
*AR1			2354	*AR1			2354
RPTC			4106*	RPTC			0000

<sup>\*</sup> At the address phase of the pipeline, RPTC is automatically initialized to 4107h and then is immediately decreased to 4106h.

# **RPTSUB**

# Repeat Single Instruction Unconditionally and Decrement CSR

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline		
[1]	RPTSUB CSR,	, k4		Yes	2	1	Х		
Opcode	e			01	00 10	OOE   kkk	k x011		
Operan	nds	k4							
Descrip	otion	instructions the	n repeats the next e number of times sp egister (CSR) + 1. Th	pecified by the	e conte	ent of the	computed		
		☐ Is loaded with CSR content in the address phase of the pipeline.							
		☐ Is decremented by 1 in the decode phase of the repeated instruction.							
		☐ Contains 0 at the end of the repeat single mechanism.							
		Must not b mechanism	l in the rep	peat single					
		With the A-unit ALU, this instruction allows the content of CSR to be decremented by k4. The CSR modification is performed in the execute phase of the pipeline; there is a 3-cycle latency between the CSR modification and its usage in the address phase.							
		The repeat single mechanism triggered by this instruction is interruptible.							
		Two paralleled instructions can be repeated when following the parallelism general rules.							
		This instruction cannot be used as the last instruction in a repeat loop structure.							
		See section 1.5 mechanism.	5 for a list of instructio	ns that canno	t be us	ed in a re <sub>l</sub>	peat single		
Status	Bits	Affected by	none						
		Affects	none						

This instruction cannot be repeated.

Repeat

# **RPTSUB** Repeat Single Instruction Unconditionally and Decrement CSR

See Also	See the following other related instructions:					
	☐ RPT (Repeat Single Instruction Unconditionally)					
	☐ RPTADD (Repeat Single Instruction Unconditionally and Increment CSR)					
	☐ RPTB (Repeat Block of Instructions Unconditionally)					
	☐ RPTCC (Repeat Single Instruction Conditionally)					

# Example

Syntax	Description
RPTSUB CSR, #2	A single instruction is repeated as defined by the content of CSR + 1. The content
	of CSR is decremented by the unsigned 4-bit value (2).

Instruction Set Descriptions

## SAT

### Saturate Accumulator Content

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SAT[R] [ACx,] ACy	Yes	2	1	Х

## **Opcode**

0101 010E DDSS 110%

### **Operands**

ACx, ACy

### Description

This instruction performs a saturation of the source accumulator ACx to the 32-bit width frame in the D-unit ALU.

- A rounding is performed if the optional R keyword is applied to the instruction. The rounding operation depends on RDM:
  - When RDM = 0, the biased rounding to the infinite is performed. 8000h (2<sup>15</sup>) is added to the 40-bit source accumulator ACx.
  - When RDM = 1, the unbiased rounding to the nearest is performed. According to the value of the 17 LSBs of the 40-bit source accumulator ACx, 8000h (215) is added:

```
if( 8000h < bit(15-0) < 10000h)
   add 8000h to the 40-bit source accumulator ACx
else if ( bit (15-0) == 8000h)
   if(bit(16) == 1)
   add 8000h to the 40-bit source accumulator ACx
```

If a rounding has been performed, the 16 lowest bits of the result are cleared to 0.

- ☐ An overflow is detected at bit position 31.
- □ No addition carry report is stored in CARRY status bit.
- ☐ If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the destination register is saturated. Saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow).

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, the rounding is performed without clearing the LSBs of accumulator ACx.

Affected by **Status Bits** C54CM, RDM

> ACOVy Affects

This instruction can be repeated. Repeat

# Example 1

Syntax	Description
SAT AC0, AC1	The 32-bit width content of AC0 is saturated and the saturated value, FF 8000 0000, is stored in AC1.

Before				After			
AC0	EF	0FF0	8023	AC0	EF	0FF0	8023
AC1	00	0000	0000	AC1	FF	8000	0000
ACOV1			0	ACOV1			1

Syntax	Description
SATR AC0, AC1	The 32-bit width content of AC0 is saturated. The saturated value, 00 7FFF FFFFh, is rounded, 16 LSBs are cleared, and stored in AC1.

Before				After			
AC0	00	7FFF	8000	AC0	00	7FFF	8000
AC1	00	0000	0000	AC1	00	7FFF	0000
RDM			0	RDM			0
ACOV1			0	ACOV1			1

# **SFTCC**

# Shift Accumulator Content Conditionally

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SFTCC ACx, TC	C1				Yes	2	1	Х
[2]	SFTCC ACx, TC	C2				Yes	2	1	Х
Opcode	<b>:</b>	TC	!1			01	01 1	01E   DDx	x xx10
		TC	12			01	01 1	01E DDx	x xx11
Operan	ds	ACx	, TCx						
Descrip	otion		e source accus bit to 1.	cumulator ACx(3	39–0) is	s equal to 0,	this ins	struction se	ets the TCx
		If the	e source ac	cumulator ACx(	(31–0)	has two sigr	n bits:		
			this instruct	ion shifts left th	e 32-bi	it accumulate	or ACx	by 1 bit	
			the TCx sta	tus bit is cleare	d to 0				
				accumulator AC			have	two sign	bits, this
		The	sign bits ar	e extracted at b	it posi	tions 31 and	30.		
Status I	Bits	Affe	cted by	none					
		Affe	cts	TCx					
Repeat		This	instruction	can be repeate	d.				
See Als	6 <b>0</b>	See	the following	ng other related	instruc	ctions:			
			SFTL (Shift	Accumulator C	ontent	Logically)			
			SFTL (Shift	Accumulator, Au	ıxiliary,	or Temporary	Regis	ter Conten	t Logically)
			SFTS (Sign	ed Shift of Acc	umulat	or Content)			
			SFTS (Sigr Content)	ned Shift of Ac	cumul	ator, Auxilia	ry, or	Temporar	y Register

# Example 1

Syntax	Description
SFTCC AC0, TC1	Because AC0(31) XORed with AC0(30) equals 1, the content of AC0 is not shifted left and TC1 is set to 1.

Before		After	
AC0	FF 8765 0055	AC0	FF 8765 0055
TC1	0	TC1	1

Syntax	Description
SFTCC AC0, TC2	Because AC0(31) XORed with AC0(30) equals 0, the content of AC0 is shifted left by 1 bit and TC2 is cleared to 0.

Before				After			
AC0	00	1234	0000	AC0	00	2468	0000
TC2			0	TC2			0

## **SFTL**

## Shift Accumulator Content Logically

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SFTL ACx, Tx[, ACy]	Yes	2	1	Х
[2]	SFTL ACx, #SHIFTW[, ACy]	Yes	3	1	X

Description

These instructions perform an unsigned shift by an immediate value, SHIFTW, or the content of a temporary register (Tx) in the D-unit shifter.

Status Bits

Affected by C54CM, M40

Affects CARRY

See Also

See the following other related instructions:

SFTCC (Shift Accumulator Content Conditionally)

SFTL (Shift Accumulator, Auxiliary, or Temporary Register Content Logically)

SFTS (Signed Shift of Accumulator, Auxiliary, or Temporary Register Content)

SFTS (Signed Shift of Accumulator, Auxiliary, or Temporary Register Content)

## Shift Accumulator Content Logically

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SFTL ACx, Tx[, ACy]	Yes	2	1	Χ

### Opcode

0101 110E DDSS ss00

#### **Operands**

ACx, ACy, Tx

### **Description**

This instruction shifts by the temporary register (Tx) content the accumulator (ACx) content and stores the shifted-out bit in the CARRY status bit. If the 16-bit value contained in Tx is out of the -32 to +31 range, the shift is saturated to -32 or +31 and the shift operation is performed with this value. However, no overflow is reported when such saturation occurs.

- ☐ The operation is performed on 40 bits in the D-unit shifter.
- ☐ The shift operation is performed according to M40.
- The CARRY status bit contains the shifted-out bit. When the shift count is zero, Tx = 0, the CARRY status bit is cleared to 0.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, the 6 LSBs of Tx define the shift quantity within -32 to +31. When the value is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

### **Status Bits**

Affected by C54CM, M40

Affects CARRY

### Repeat

This instruction can be repeated.

Syntax	Description
SFTL AC0, T0, AC1	The content of AC0 is logically shifted right by the content of T0 and the result is stored in AC1. There is a right shift because the content of T0 is negative (–6). Because M40 = 0, the guard bits (39–32) are cleared.

Before				After			
AC0	5F	B000	1234	AC0	5F	B000	1234
AC1	00	C680	ACF0	AC1	00	02C0	0048
TO			FFFA	TO			FFFA
M40			0	M40			0

# Shift Accumulator Content Logically

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline		
[2]	SFTL ACx, #SI	HIFTV	V[, ACy]			Yes	3	1	Χ		
Opcod	e				0001	000E DDS	SS 01	11 xxS	H IFTW		
Opera	nds	AC	x, ACy, SH	IIFTW							
Description		This instruction shifts by a 6-bit value, SHIFTW, the accumulator (ACx) content and stores the shifted-out bit in the CARRY status bit.									
		☐ The operation is performed on 40 bits in the D-unit shifter.									
		☐ The shift operation is performed according to M40.									
		☐ The CARRY status bit contains the shifted-out bit. When the shift count is zero, SHIFTW = 0, the CARRY status bit is cleared to 0.									
		Со	mpatibilit	y with C54x de	vices (C	54CM = 1)					
		Wh	en this ins	truction is exec	uted with	M40 = 0, co	mpatik	ility is en	sured.		
Status Bits		Affected by M40									
		Aff	ects	CARRY							
Repeat This instruction can be repeated.											

Syntax	Description
SFTL AC1, #31, AC0	The content of AC1 is logically shifted left by 31 bits and the result is stored in AC0.

## SFTL

Shift Accumulator, Auxiliary, or Temporary Register Content Logically

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SFTL dst, #1	Yes	2	1	Х
[2]	SFTL dst, #-1	Yes	2	1	Χ

**Description** These instructions perform an unsigned shift by 1 bit: ☐ In the D-unit shifter, if the destination operand is an accumulator (ACx). ☐ In the A-unit ALU, if the destination operand is an auxiliary or temporary register (TAx). **Status Bits** Affected by C54CM, M40 Affects **CARRY** See Also See the following other related instructions: ☐ SFTCC (Shift Accumulator Content Conditionally) ☐ SFTL (Shift Accumulator Content Logically) ☐ SFTS (Signed Shift of Accumulator Content) ☐ SFTS (Signed Shift of Accumulator, Auxiliary, or Temporary Register Content)

# Shift Accumulator, Auxiliary, or Temporary Register Content Logically

# **Syntax Characteristics**

	Ondraotoristic									
No.	Syntax						Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SFTL dst, #1						Yes	2	1	X
Opcod	e						010	01 00	OE FDI	DD x000
Operar	nds	dst	Ċ							
Descri	ption		is instruction contains the		•		nput operand	d (dst).	The CAF	RRY status
			When the	e dest	ination op	erand (ds	st) is an accu	ımulato	or:	
			■ The o	opera	tion is per	formed o	n 40 bits in tl	ne D-u	nit shifter	
			■ 0 is in	nserte	ed at bit po	osition 0.				
			■ The s	shifted	d-out bit is	extracte	d at a bit pos	sition a	ccording	to M40.
			When the	e dest	ination op	erand (ds	st) is an auxil	liary or	tempora	ry register:
			■ The o	opera	tion is per	formed o	n 16 bits in tl	ne A-u	nit ALU.	
			■ 0 is i	nserte	ed at bit po	osition 0.				
					d-out bit is atus bit.	s extracte	ed at bit pos	ition 1	5 and sto	ored in the
		Co	mpatibilit	ty wit	h C54x de	evices (C	54CM = 1)			
		Wh	nen this ins	structi	on is exec	cuted with	M40 = 0, cc	mpatik	oility is er	nsured.
Status	Bits	Aff	ected by	M	40					

**CARRY** Affects

Repeat This instruction can be repeated.

Syntax	Description
SFTL AC1, #1	The content of AC1 is logically shifted left by 1 bit and the result is stored in AC1. Because M40 = 0, the CARRY status bit is extracted at bit 31 and the guard bits (39–32) are cleared.

Before		After	
AC1	8F E340 5678	AC1	00 C680 ACF0
CARRY	0	CARRY	1
M40	0	M4 0	0

# Shift Accumulator, Auxiliary, or Temporary Register Content Logically

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	SFTL dst, #-1	Yes	2	1	Х

### Opcode

0101 000E FDDD x001

### Operands

dst

### Description

This instruction shifts right by 1 bit the input operand (dst). The CARRY status bit contains the shifted-out bit.

- ☐ When the destination operand (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit shifter.
  - 0 is inserted at a bit position according to M40.
  - The shifted-out bit is extracted at bit position 0 and stored in the CARRY status bit.
- ☐ When the destination operand (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - 0 is inserted at bit position 15.
  - The shifted-out bit is extracted at bit position 0 and stored in the CARRY status bit.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

## **Status Bits**

Affected by M40

Affects CARRY

## Repeat

This instruction can be repeated.

Syntax	Description
SFTL AC0, #-1	The content of AC0 is logically shifted right by 1 bit and the result is stored in AC0.

## **SFTS**

# Signed Shift of Accumulator Content

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SFTS ACx, Tx[, ACy]	Yes	2	1	Х
[2]	SFTSC ACx, Tx[, ACy]	Yes	2	1	Х
[3]	SFTS ACx, #SHIFTW[, ACy]	Yes	3	1	Х
[4]	SFTSC ACx, #SHIFTW[, ACy]	Yes	3	1	Х

**Description** These instructions perform a signed shift by an immediate value, SHIFTW, or by the content of a temporary register (Tx) in the D-unit shifter. **Status Bits** Affected by C54CM, M40, SATA, SATD, SXMD Affects ACOVx, ACOVy, CARRY See Also See the following other related instructions: ☐ SFTCC (Shift Accumulator Content Conditionally) ☐ SFTL (Shift Accumulator Content Logically) ☐ SFTL (Shift Accumulator, Auxiliary, or Temporary Register Content Logically) ☐ SFTS (Signed Shift of Accumulator, Auxiliary, or Temporary Register Content)

## Signed Shift of Accumulator Content

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SFTS ACx, Tx[, ACy]	Yes	2	1	Χ

### Opcode

0101 110E DDSS ss01

### **Operands**

ACx, ACy, Tx

### Description

This instruction shifts by the temporary register (Tx) content the accumulator (ACx) content. If the 16-bit value contained in Tx is out of the -32 to +31 range, the shift is saturated to -32 or +31 and the shift operation is performed with this value; a destination accumulator overflow is reported when such saturation occurs.

- ☐ The operation is performed on 40 bits in the D-unit shifter.
- ☐ When M40 = 0, the input to the shifter is modified according to SXMD and then the modified input is shifted by the Tx content:
  - if SXMD = 0, 0 is substituted for the guard bits (39–32) as the input, instead of ACx(39–32), to the shifter
  - if SXMD = 1, bit 31 of the source operand is substituted for the guard bits (39–32) as the input, instead of ACx(39–32), to the shifter
- ☐ The sign position of the source operand is compared to the shift quantity. This comparison depends on M40:
  - if M40 = 0, comparison is performed versus bit 31
  - if M40 = 1, comparison is performed versus bit 39
- □ 0 is inserted at bit position 0.
- ☐ The shifted-out bit is extracted according to M40.
- $\square$  After shifting, unless otherwise noted, when M40 = 0:
  - overflow is detected at bit position 31 (if an overflow is detected, the destination ACOVy bit is set)
  - if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 00 7FFF FFFh (positive overflow) or FF 8000 0000h (negative overflow)

- $\square$  After shifting, unless otherwise noted, when M40 = 1:
  - overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVy bit is set)
  - if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1:

- ☐ These instructions are executed as if M40 status bit was locally set to 1.
- ☐ There is no overflow detection, overflow report, and saturation performed by the D-unit shifter.
- ☐ The 6 LSBs of Tx are used to determine the shift quantity. The 6 LSBs of Tx define a shift quantity within –32 to +31. When the value is between –32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

**Status Bits** Affected by C54CM, M40, SATD, SXMD

> Affects **ACOVy**

Repeat This instruction can be repeated.

Syntax	Description
SFTS AC1, T0, AC0	The content of AC1 is shifted by the content of T0 and the result is stored in AC0.

## Signed Shift of Accumulator Content

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	SFTSC ACx, Tx[, ACy]	Yes	2	1	Х

# Opcode

0101 110E DDSS ss10

# Operands

ACx, ACy, Tx

### Description

This instruction shifts by the temporary register (Tx) content the accumulator (ACx) content and stores the shifted-out bit in the CARRY status bit. If the 16-bit value contained in Tx is out of the -32 to +31 range, the shift is saturated to -32 or +31 and the shift operation is performed with this value; a destination accumulator overflow is reported when such saturation occurs.

- ☐ The operation is performed on 40 bits in the D-unit shifter.
- ☐ When M40 = 0, the input to the shifter is modified according to SXMD and then the modified input is shifted by the Tx content:
  - if SXMD = 0, 0 is substituted for the guard bits (39–32) as the input, instead of ACx(39–32), to the shifter
  - if SXMD = 1, bit 31 of the source operand is substituted for the guard bits (39-32) as the input, instead of ACx(39-32), to the shifter
- ☐ The sign position of the source operand is compared to the shift quantity. This comparison depends on M40:
  - $\blacksquare$  if M40 = 0, comparison is performed versus bit 31
  - if M40 = 1, comparison is performed versus bit 39
- 0 is inserted at bit position 0.
- ☐ The shifted-out bit is extracted according to M40 and stored in the CARRY status bit. When the shift count is zero, Tx = 0, the CARRY status bit is cleared to 0.
- $\square$  After shifting, unless otherwise noted, when M40 = 0:
  - overflow is detected at bit position 31 (if an overflow is detected, the destination ACOVy bit is set)
  - if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 00 7FFF FFFh (positive overflow) or FF 8000 0000h (negative overflow)

- $\square$  After shifting, unless otherwise noted, when M40 = 1:
  - overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVy bit is set)
  - if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)

### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1:

- ☐ These instructions are executed as if M40 status bit was locally set to 1.
- ☐ There is no overflow detection, overflow report, and saturation performed by the D-unit shifter.
- ☐ The 6 LSBs of Tx are used to determine the shift quantity. The 6 LSBs of Tx define a shift quantity within –32 to +31. When the value is between –32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to −1.

**Status Bits** 

Affected by C54CM, M40, SATD, SXMD

Affects ACOVy, CARRY

Repeat

This instruction can be repeated.

Syntax	Description
SFTSC AC2, T1	The content of AC2 is shifted left by the content of T1 and the saturated result is stored in AC2. The shifted out bit is stored in the CARRY status bit. Since SATD = 1 and M40 = 0, AC2 = FF 8000 0000 (saturation).

Before		After	
AC2	80 AA00 1234	AC2	FF 8000 0000
T1	0005	T1	0005
CARRY	0	CARRY	1
M40	0	M40	0
ACOV2	0	ACOV2	1
SXMD	1	SXMD	1
SATD	1	SATD	1

## Signed Shift of Accumulator Content

### **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline	
[3]	SFTS ACx, #	SHIFT\	V[, ACy]		Yes	3	1	Х	
Opcode	e			0001	000E DD	SS 0:	101 xxS	SH IFTW	
Operands		AC	Cx, ACy, SHIFTW						
Description			This instruction shifts by a 6-bit value, SHIFTW, the accumulator (ACx) content.						
			The operation is pe	erformed on 40	bits in the D	)-unit s	shifter.		
			When M40 = 0, the then the modified in	•			•	SXMD and	
			■ if SXMD = 0, 0 instead of ACx		•	d bits (	39–32) as	s the input,	

guard bits (39–32) as the input, instead of ACx(39–32), to the shifter

The sign position of the source operand is compared to the shift quantity.

■ if SXMD = 1, bit 31 of the source operand is substituted for the

- ☐ The sign position of the source operand is compared to the shift quantity. This comparison depends on M40:
  - if M40 = 0, comparison is performed versus bit 31
  - if M40 = 1, comparison is performed versus bit 39
- □ 0 is inserted at bit position 0.
- ☐ The shifted-out bit is extracted according to M40.
- $\square$  After shifting, unless otherwise noted, when M40 = 0:
  - overflow is detected at bit position 31 (if an overflow is detected, the destination ACOVy bit is set)
  - if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 00 7FFF FFFFh (positive overflow) or FF 8000 0000h (negative overflow)
- ☐ After shifting, unless otherwise noted, when M40 = 1:
  - overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVy bit is set)
  - if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)

Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, these instructions are executed as if M40 status bit was locally set to 1. There is no overflow detection, overflow report, and saturation

performed by the D-unit shifter.

**Status Bits** Affected by C54CM, M40, SATD, SXMD

> Affects **ACOVy**

Repeat This instruction can be repeated.

## Example 1

Syntax	Description
SFTS AC1, #31, AC0	The content of AC1 is shifted left by 31 bits and the result is stored in AC0.

Syntax	Description
SFTS AC1, #-32	The content of AC1 is shifted right by 32 bits and the result is stored in AC1.

# Signed Shift of Accumulator Content

## **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[4]	SFTSC ACx,	#SHIF	TW[. A	.Cvl		Yes	3	1	X
				71					
Opcode	е				0001	000E DD	SS 0	110 xxS	SH IFTW
Operar	nds	AC	x, AC	y, SHIFTW					
Descri	ption			ruction shifts by a es the shifted-ou		-		nulator (A0	Cx) content
			The	operation is perf	formed on 40	bits in the [	D-unit s	shifter.	
				n M40 = 0, the ir the modified inp	•			•	SXMD and
				f SXMD = 0, 0 is nstead of ACx(3		•	d bits (	39–32) as	s the input,
				f SXMD = 1, b guard bits (39–3		•			
				sign position of t comparison dep	•		npared	to the sh	ift quantity.
			<b>■</b> i	f M40 = 0, comp	arison is per	formed vers	us bit 3	31	
			<b>■</b> i	f M40 = 1, comp	arison is per	formed vers	us bit 3	39	
			0 is i	inserted at bit po	sition 0.				
			statu	shifted-out bit is us bit. When the cleared to 0.		-			

- $\Box$  After shifting, unless otherwise noted, when M40 = 0:
  - overflow is detected at bit position 31 (if an overflow is detected, the destination ACOVy bit is set)
  - if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 00 7FFF FFFh (positive overflow) or FF 8000 0000h (negative overflow)

- $\square$  After shifting, unless otherwise noted, when M40 = 1:
  - overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVy bit is set)
  - if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)

## Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, these instructions are executed as if M40 status bit was locally set to 1. There is no overflow detection, overflow report, and saturation performed by the D-unit shifter.

**Status Bits** Affected by C54CM, M40, SATD, SXMD

> Affects ACOVy, CARRY

Repeat This instruction can be repeated.

Syntax	Description
SFTSC AC0, #-5, AC1	The content of AC0 is shifted right by 5 bits and the result is stored in AC1. The
	shifted out bit is stored in the CARRY status bit.

Before				After			
AC0	FF	8765	0055	AC0	FF	8765	0055
AC1	00	4321	1234	AC1	FF	FC3B	2802
CARRY			0	CARRY			1
SXMD			1	SXMD			1

## **SFTS**

Signed Shift of Accumulator, Auxiliary, or Temporary Register Content

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SFTS dst, #-1	Yes	2	1	Х
[2]	SFTS dst, #1	Yes	2	1	X

Description These instructions perform a shift of 1 bit: ☐ In the D-unit shifter, if the destination operand is an accumulator (ACx). ☐ In the A-unit ALU, if the destination operand is an auxiliary or temporary register (TAx). **Status Bits** Affected by C54CM, M40, SATA, SATD, SXMD Affects ACOVx, ACOVy, CARRY See Also See the following other related instructions: ☐ SFTCC (Shift Accumulator Content Conditionally) ☐ SFTL (Shift Accumulator Content Logically) ☐ SFTL (Shift Accumulator, Auxiliary, or Temporary Register Content Logically) ☐ SFTS (Signed Shift of Accumulator Content)

# Signed Shift of Accumulator, Auxiliary, or Temporary Register Content

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline		
[1]	SFTS dst, #-1			Yes	2	1	Х		
Opcod	e			01	00 01	10E   01x	:0 FDDD		
Opera	nds	dst							
Descri	ption	This instruction	shifts right by 1 bit the	content of th	e desti	nation reg	gister (dst).		
		If the destination	on operand (dst) is an a	ccumulator:					
		☐ The opera	ion is performed on 40	bits in the D	)-unit s	hifter.			
		<del>_</del>	= 0, the input to the shi odified input is shifted r			ording to S	SXMD and		
			D = 0, 0 is substituted to d of $ACx(39-32)$ , to the	_	d bits (	39–32) as	the input,		
			ID = 1, bit 31 of the spits (39–32) as the input						
		☐ Bit 39 is ex	tended according to S	XMD					
		☐ The shifted	I-out bit is extracted at	bit position (	).				
		If the destination	on operand (dst) is an a	uxiliary or to	empora	ary registe	er:		
		☐ The opera	ion is performed on 16	bits in the A	-unit A	ιLU.			
		☐ Bit 15 is sign	gn extended.						
		Compatibility with C54x devices (C54CM = 1)							
		locally set to 1.	= 1, these instructions There is no overflow de he D-unit shifter.						
Status	Bits	Affected by	C54CM, M40, SXMD						
		Affects	none						
Repea	t	This instruction	can be repeated.						

# Example

Syntax	Description
SFTS AC0. #-1	The content of AC0 is shifted right by 1 bit and the result is stored in AC0.

5-576 Instruction Set Descriptions

## Signed Shift of Accumulator, Auxiliary, or Temporary Register Content

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline
[2]	SFTS dst, #1			Yes	2	1	Х
Opcod	le			01	00 0	10E 01x	x1 FDDD
Opera	nds	dst	t				
Description		Thi	is instruction shifts left by 1 bit the	e content of th	e desti	ination re	gister (dst).
		lf tl	he destination operand (dst) is ar	n accumulator	:		
			The operation is performed on 4	40 bits in the [	D-unit s	shifter.	
			When M40 = 0, the input to the sthen the modified input is shiften		ied acc	cording to	SXMD and
			■ if SXMD = 0, 0 is substitute instead of ACx(39–32), to the	•	d bits (	(39–32) as	s the input,
			■ if SXMD = 1, bit 31 of the guard bits (39–32) as the in	•			
			The sign position of the source of This comparison depends on M	•	npared	d to the sh	ift quantity.
			■ if M40 = 0, comparison is pe	erformed vers	us bit 3	31	
			■ if M40 = 1, comparison is pe	erformed vers	us bit :	39	
			0 is inserted at bit position 0.				
			The shifted-out bit is extracted a	according to N	140.		
			After shifting, unless otherwise	noted, when N	Л40 = (	0:	
			<ul><li>overflow is detected at bit p destination ACOVx bit is se</li></ul>	•	ın over	flow is de	tected, the
			■ if SATD = 1, when an	overflow is	detect	ed, the	destination

 $\square$  After shifting, unless otherwise noted, when M40 = 1:

overflow) or FF 8000 0000h (negative overflow)

overflow is detected at bit position 39 (if an overflow is detected, the destination ACOVx bit is set)

accumulator saturation values are 00 7FFF FFFFh (positive

■ if SATD = 1, when an overflow is detected, the destination accumulator saturation values are 7F FFFF FFFFh (positive overflow) or 80 0000 0000h (negative overflow)

If the destination operand (dst) is an auxiliary or temporary register:

- ☐ The operation is performed on 16 bits in the A-unit ALU.
- 0 is inserted at bit position 0.
- ☐ After shifting, unless otherwise noted:
  - overflow is detected at bit position 15 (if an overflow is detected, the destination ACOVx bit is set)
  - if SATA = 1, when an overflow is detected, the destination register saturation values are 7FFFh (positive overflow) or 8000h (negative overflow)

## Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, these instructions are executed as if M40 status bit was locally set to 1. There is no overflow detection, overflow report, and saturation performed by the D-unit shifter.

**Status Bits** 

Affected by

C54CM, M40, SATA, SATD, SXMD

Affects

ACOVx

Repeat

This instruction can be repeated.

Syntax	Description
SFTS T2, #1	The content of T2 is shifted left by 1 bit and the result is stored in T2.

Before		After	
T2	EF27	T2	DE4E
SATA	1	SATA	1

# SQA

# Square and Accumulate

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SQA[R] [ACx,] ACy	Yes	2	1	Х
[2]	SQAM[R] [T3 = ]Smem, [ACx,] ACy	No	3	1	X

Description		This instruction performs a multiplication and an accumulation in the D-uni MAC. The input operands of the multiplier are:				
	☐ ACx(32–1☐ the conter	6) nt of a memory (Smem) location, sign extended to 17 bits				
Status Bits	Affected by	FRCT, M40, RDM, SATD, SMUL				
	Affects	ACOVx, ACOVy				
See Also	See the follow	ring other related instructions:				
	☐ MAC (Mul	Itiply and Accumulate)				
	☐ SQDST (S	Square Distance)				
	☐ SQR (Squ	uare)				
	☐ SQS (Squ	are and Subtract)				

## Square and Accumulate

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SQA[R] [ACx,] ACy	Yes	2	1	Χ

### Opcode

0101 010E DDSS 001%

### **Operands**

ACx, ACy

### Description

This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are ACx(32–16):

$$ACy = ACy + (ACx * ACx)$$

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

### Status Bits

Affected by

FRCT, M40, RDM, SATD, SMUL

Affects

ACOVy

### Repeat

This instruction can be repeated.

Syntax	Description
SQA AC1, AC0	The content of AC1 squared is added to the content of AC0 and the result is stored in AC0.

# Square and Accumulate

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline	
[2]	SQAM[R] [T3 =	:]Sm	em, [ACx,] A	Су		No	3	1	Х	
Opcod	e				1101	0010 AA	AA AA	AI U%D	DD 10SS	
Operands			cx, ACy, Sme	em						
Descri	ption	This instruction performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are the content of a memory (Smem) location, sign extended to 17 bits:								
		ACy = ACx + (Smem * Smem)								
			☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.							
			☐ Multiplication overflow detection depends on SMUL.							
			☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACx.							
			□ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.							
		☐ Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.								
			☐ When an addition overflow is detected, the accumulator is saturated according to SATD.							
This instruction provides the option to Smem in temporary register T3.			-	store the 16	-bit dat	ta memoi	y operand			
		Co	mpatibility	with C54x dev	vices (C	54CM = 1)				
		Wh	nen this instr	ruction is execu	ted with	M40 = 0, co	mpatib	ility is en	sured.	
Status	Bits	Aff	ected by	FRCT, M40, F	RDM, SA	ATD, SMUL				
		Aff	ects	ACOVy						
Repea	t	Th	is instructior	n can be repeat	ed.					
Evamo	No.									

Syntax	Description
, ,	The content addressed by AR3 squared is added to the content of AC1 and the result is stored in AC0.

## **SQDST**

## Square Distance

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SQDST Xmem, Ymem, ACx, ACy	No	4	1	Х

**Opcode** 

1000 0110 XXXM MMYY YMMM DDDD 1110 xxn%

**Operands** 

ACx, ACy, Xmem, Ymem

**Description** 

This instruction performs two parallel operations: multiply and accumulate (MAC), and subtract:

$$ACy = ACy + (ACx * ACx)$$
  
::  $ACx = (Xmem << #16) - (Ymem << #16)$ 

The first operation performs a multiplication and an accumulation in the D-unit MAC. The input operands of the multiplier are ACx(32–16).

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits and added to the source accumulator ACy.
- Addition overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an addition overflow is detected, the accumulator is saturated according to SATD.

The second operation subtracts the content of data memory operand Ymem, shifted left 16 bits, from the content of data memory operand Xmem, shifted left 16 bits.

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, during the subtraction an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and

saturation is done after the shifting operation.

**Status Bits** C54CM, FRCT, M40, SATD, SMUL, SXMD Affected by

> Affects ACOVx, ACOVy, CARRY

Repeat This instruction can be repeated.

See Also See the following other related instructions:

☐ ABDST (Absolute Distance)

☐ SQA (Square and Accumulate)

☐ SQR (Square)

☐ SQS (Square and Subtract)

Syntax	Description
	The content of AC0 squared is added to the content of AC1 and the result is stored in AC1. The content addressed by AR1 shifted left by 16 bits is subtracted from the content addressed by AR0 shifted left by 16 bits and the result is stored in AC0.

Before		After	
AC0	FF ABCD 0000	AC0	FF FFAB 0000
AC1	00 0000 0000	AC1	00 1BB1 8229
*AR0	0055	*AR0	0055
*AR1	00AA	*AR1	00AA
ACOV0	0	ACOV0	0
ACOV1	0	ACOV1	0
CARRY	0	CARRY	0
FRCT	0	FRCT	0

**SQR** 

Square

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SQR[R] [ACx,] ACy	Yes	2	1	Х
[2]	SQRM[R] [T3 = ]Smem, ACx	No	3	1	X

Description	This instruction performs a multiplication in the D-unit MAC. The inpu operands of the multiplier are:				
	☐ ACx(32–16	s) t of a memory (Smem) location, sign extended to 17 bits			
Status Bits	Affected by	FRCT, M40, RDM, SATD, SMUL			
	Affects	ACOVx, ACOVy			
See Also	See the following	ng other related instructions:			
	☐ MPY (Multi	iply)			
	☐ SQA (Squa	are and Accumulate)			
	☐ SQDST (S	quare Distance)			
	☐ SQS (Squa	are and Subtract)			

### Square

### **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SQR[R] [ACx,]	ACy	Yes	2	1	Х
Opcode Operan		ACx, ACy	010	01 01	OE DDS	S 100%
Descrip	otion	This instruction performs a multip operands of the multiplier are ACx(3  ACy = ACx * ACx		D-un	it MAC.	The input

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- Multiplication overflow detection depends on SMUL.
- ☐ The 32-bit result of the multiplication is sign extended to 40 bits.
- Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by FRCT, M40, RDM, SATD, SMUL

> Affects **ACOVy**

Repeat This instruction can be repeated.

Syntax	Description
SQR AC1, AC0	The content of AC1 is squared and the result is stored in AC0.

# Square

# **Syntax Characteristics**

	Characteristic	<i>-</i>							
No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[2]	SQRM[R] [T3 =	= ]Sm	em, ACx			No	3	1	Х
Opcode					1101	0011 AA	AA AA	AI U%D	D 10xx
Operands		AC	ACx, Smem						
Description		This instruction performs a multiplication in the D-unit MAC. The input operands of the multiplier are the content of a memory (Smem) location, sign extended to 17 bits:							
		AC	x = Smem	* Smem					
		☐ If FRCT = 1, the output of the multiple					ed left	by 1 bit.	
			Multiplication overflow detection depends on SMUL.						
		☐ The 32-bit result of the multiplication is sign extended					d to 40 bi	ts.	
		Rounding is performed according to RDM, if the optional R applied to the instruction.					tional R I	keyword is	
		<ul> <li>Overflow detection depends on M40 destination accumulator overflow state</li> </ul>							ected, the
	When an overflow is detected, the SATD.		ted, the	e accumulator is saturated according to					
				on provides the o porary register T	store the 16	-bit da	ta memoi	ry operand	
		Co	mpatibility	54CM = 1)					
		Wh	nen this ins	truction is execu	ted with	M40 = 0, co	mpatik	oility is en	sured.
Status	Bits	Aff	ected by	FRCT, M40, F	RDM, SA	ATD, SMUL			
		Aff	ects	ACOVx					
Repeat		This instruction can be repeated.							

Syntax	Description
SQRM *AR3, AC0	The content addressed by AR3 is squared and the result is stored in AC0.

SQS

# Square and Subtract

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SQS[R] [ACx,] ACy	Yes	2	1	Х
[2]	SQSM[R] [T3 = ]Smem, [ACx,] ACy	No	3	1	Х

Description	This instruction performs a multiplication and a subtraction in the D-unit MAC The input operands of the multiplier are:					
	<ul><li>ACx(32–16)</li><li>the content of a memory (Smem) location, sign extended to 17 bits</li></ul>					
Status Bits	Affected by FRCT, M40, RDM, SATD, SMUL					
	Affects ACOVx, ACOVy					
See Also	See the following other related instructions:					
	☐ MAS (Multiply and Subtract)					
	☐ SQA (Square and Accumulate)					
	☐ SQDST (Square Distance)					
	☐ SQR (Square)					

## Square and Subtract

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SQS[R] [ACx,] ACy	Yes	2	1	Х

**Opcode** 0101 010E DDSS 010%

**Operands** ACx, ACy

**Description**This instruction performs a multiplication and a subtraction in the D-unit MAC.
The input operands of the multiplier are ACx(32–16):

ACy = ACy - (ACx \* ACx)

- ☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.
- ☐ Multiplication overflow detection depends on SMUL.
- The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACy.
- ☐ Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.
- Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

Status Bits Affected by FRCT, M40, RDM, SATD, SMUL

Affects ACOVy

**Repeat** This instruction can be repeated.

Syntax	Description
SQS AC0, AC1	The content of AC0 squared is subtracted from the content of AC1 and the result is stored in AC1.

# Square and Subtract

# **Syntax Characteristics**

Na	Contou					Parallel	Ci-c	Cuala-	Dinalia -	
No.	Syntax			_		Enable Bit	Size	Cycles	Pipeline	
[2]	SQSM[R] [T3 =	]Sm	em, [ACx,] A	Су		No	3	1	X	
Opcode	е			Ţ	1101	0010 AA	AA AA	AI U%D	D 11SS	
Operar	nds	AC	x, ACy, Sme	em						
Description		This instruction performs a multiplication and a subtraction in the D-unit MAC. The input operands of the multiplier are the content of a memory (Smem) location, sign extended to 17 bits:								
		ACy = ACx - (Smem * Smem)								
			☐ If FRCT = 1, the output of the multiplier is shifted left by 1 bit.							
		Multiplication overflow detection depends on SMUL.								
			☐ The 32-bit result of the multiplication is sign extended to 40 bits and subtracted from the source accumulator ACx.							
			Rounding is performed according to RDM, if the optional R keyword is applied to the instruction.							
			Overflow detection depends on M40. If an overflow is detected, the destination accumulator overflow status bit (ACOVy) is set.							
			When an o	verflow is detect	ed, the	e accumulato	r is sat	urated ad	ccording to	
				n provides the op orary register T3		store the 16	-bit dat	a memoi	ry operand	
		Co	mpatibility	with C54x device	ces (C	54CM = 1)				
		Wh	nen this instr	ruction is execute	ed with	M40 = 0, co	mpatib	oility is en	sured.	
Status	Bits	Aff	ected by	FRCT, M40, RI	OM, SA	ATD, SMUL				
		Aff	ects	ACOVy						
Repeat	:	Thi	s instruction	repeate	d.					
Examp				•						

Syntax	Description
SQSM *AR3, AC1, AC0	The content addressed by AR3 squared is subtracted from the content of AC1 and the result is stored in AC0.

# SUB

#### **Dual 16-Bit Subtractions**

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SUB dual(Lmem), [ACy,] ACy	No	3	1	Х
[2]	SUB ACx, dual(Lmem), ACy	No	3	1	Х
[3]	SUB dual(Lmem), Tx, ACx	No	3	1	Х
[4]	SUB Tx, dual(Lmem), ACx	No	3	1	Х

**Description** These instructions perform two paralleled subtraction operations in one cycle.

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

Status Bits Affected by C54CM, SATD, SXMD

Affects ACOVx, ACOVy, CARRY

**See Also** See the following other related instructions:

- ☐ ADDSUB (Dual 16-Bit Addition and Subtraction)
- ☐ ADDSUBCC (Addition or Subtraction Conditionally)
- ☐ ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)
- ☐ ADDSUB2CC (Addition or Subtraction Conditionally with Shift)
- SUB (Subtraction)
- ☐ SUB::MOV (Subtraction with Parallel Store Accumulator Content to Memory)
- ☐ SUBADD (Dual 16-Bit Subtraction and Addition)
- ☐ SUBC (Subtract Conditionally)

#### **Dual 16-Bit Subtractions**

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SUB dual(Lmem), [ACy,] ACy	No	3	1	Х

#### Opcode

1110 1110 AAAA AAAI SSDD 001x

#### **Operands**

ACx, ACy, Lmem

#### Description

This instruction performs two paralleled subtraction operations in one cycle:

$$\begin{array}{lll} \mbox{HI}(\mbox{ACy}) &= \mbox{HI}(\mbox{ACx}) &- \mbox{HI}(\mbox{Lmem}) \\ \mbox{::} & \mbox{LO}(\mbox{ACy}) &= \mbox{LO}(\mbox{ACx}) &- \mbox{LO}(\mbox{Lmem}) \end{array}$$

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit data path).

- ☐ The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem - 1
- For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVy) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.
- For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.

- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

#### Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

- ☐ When C54CM = 1 and C16 = 1, the instruction behaves like a dual 16-bit instruction and the carry is not propagated to bit 15 in the D-unit ALU.

Status Bits Affected by C16, C54CM, SATD, SXMD

Affects ACOVy, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
SUB dual(*AR3), AC1, AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content addressed by AR3 (sign extended to 24 bits) is subtracted from the content of AC1(39–16) and the result is stored in AC0(39–16). The content addressed by AR3 + 1 is subtracted from the content of AC1(15–0) and the result is stored in AC0(15–0).

#### **Dual 16-Bit Subtractions**

#### Syntax Characteristics

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	SUB ACx, dual(Lmem), ACy	No	3	1	Χ

### Opcode

1110 1110 AAAA AAAI SSDD 010x

#### **Operands**

ACx, ACy, Lmem

#### Description

This instruction performs two paralleled subtraction operations in one cycle:

$$HI(ACy) = HI(Lmem) - HI(ACx)$$
  
::  $LO(ACy) = LO(Lmem) - LO(ACx)$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem - 1
- For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVy) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.
- For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.

- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

# Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

- ☐ When C54CM = 1 and C16 = 1, the instruction behaves like a dual 16-bit instruction and the carry is not propagated to bit 15 in the D-unit ALU.

Status Bits Affected by C16, C54CM, SATD, SXMD

Affects ACOVy, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
SUB AC1, dual(*AR3), AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content of AC1(39–16) is subtracted from the content addressed by AR3 and the result is stored in AC0(39–16). The content of AC1(15–0) is subtracted from the content addressed by AR3 + 1 and the result is stored in AC0(15–0).

#### **Dual 16-Bit Subtractions**

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	SUB dual(Lmem), Tx, ACx	No	3	1	Х

#### **Opcode**

1110 1110 AAAA AAAI ssDD 011x

#### **Operands**

ACx, Lmem, Tx

#### Description

This instruction performs two paralleled subtraction operations in one cycle:

$$HI(ACx) = Tx - HI(Lmem)$$
  
::  $LO(ACx) = Tx - LO(Lmem)$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The temporary register Tx:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem - 1
- For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVx) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.

- For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.
- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

# Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

**Status Bits** Affected by C54CM, SATD, SXMD

> Affects ACOVx, CARRY

Repeat This instruction can be repeated.

Syntax	Description
SUB dual(*AR3), T0, AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content addressed by AR3 is subtracted from the content of T0 and the result is stored in AC0(39–16). The content addressed by AR3 + 1 is subtracted from the duplicated content of T0 and the result is stored in AC0(15–0).

#### **Dual 16-Bit Subtractions**

### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	SUB Tx, dual(Lmem), ACx	No	3	1	Х

## **Opcode**

1110 1110 AAAA AAAI ssDD 101x

#### **Operands**

ACx, Tx, Lmem

#### Description

This instruction performs two paralleled subtraction operations in one cycle:

$$HI(ACx) = HI(Lmem) - Tx$$
  
::  $LO(ACx) = LO(Lmem) - Tx$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The temporary register Tx:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem - 1
- For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVx) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.

- For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.
- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

# Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

- ☐ When C54CM = 1 and C16 = 1, the instruction behaves like a dual 16-bit instruction and the carry is not propagated to bit 15 in the D-unit ALU.
- ☐ When C54CM = 1 and C16 = 0, the instruction behaves like a single arithmetic instruction and the carry is propagated to bit 15 in the D-unit ALU.

**Status Bits** Affected by C16, C54CM, SATD, SXMD

> Affects ACOVx, CARRY

Repeat This instruction can be repeated.

Syntax	Description
SUB T0, dual(*AR3), AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content of T0 is subtracted from the content addressed by AR3 and the result is stored in AC0(39–16). The duplicated content of T0 is subtracted from the content addressed by AR3 + 1 and the result is stored in AC0(15–0).



# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SUB [src,] dst	Yes	2	1	Х
[2]	SUB k4, dst	Yes	2	1	X
[3]	SUB K16, [src,] dst	No	4	1	X
[4]	SUB Smem, [src,] dst	No	3	1	X
[5]	SUB src, Smem, dst	No	3	1	X
[6]	SUB ACx << Tx, ACy	Yes	2	1	X
[7]	SUB ACx << #SHIFTW, ACy	Yes	3	1	X
[8]	SUB K16 << #16, [ACx,] ACy	No	4	1	X
[9]	SUB K16 << #SHFT, [ACx,] ACy	No	4	1	X
[10]	SUB Smem << Tx, [ACx,] ACy	No	3	1	X
[11]	SUB Smem << #16, [ACx,], ACy	No	3	1	X
[12]	SUB ACx, Smem << #16, ACy	No	3	1	X
[13]	SUB [uns(]Smem[)], BORROW, [ACx,] ACy	No	3	1	X
[14]	SUB [uns(]Smem[)], [ACx,] ACy	No	3	1	X
[15]	SUB [uns(]Smem[)] << #SHIFTW, [ACx,] ACy	No	4	1	X
[16]	SUB dbl(Lmem), [ACx,] ACy	No	3	1	X
[17]	SUB ACx, dbl(Lmem), ACy	No	3	1	X
[18]	SUB Xmem, Ymem, ACx	No	3	1	X

**Description** These instructions perform a subtraction operation.

Affected by CARRY, C54CM, M40, SATA, SATD, SXMD **Status Bits** 

> ACOVx, ACOVy, CARRY Affects

See Also	Se	e the following other related instructions:
		ADD (Addition)
		ADDSUB (Dual 16-Bit Addition and Subtraction)
		ADDSUBCC (Addition or Subtraction Conditionally)
		ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)
		ADDSUB2CC (Addition or Subtraction Conditionally with Shift)
		SUB (Dual 16-Bit Subtractions)
		SUB::MOV (Subtraction with Parallel Store Accumulator Content to Memory)
		SUBADD (Dual 16-Bit Subtraction and Addition)
	$\Box$	SUBC (Subtract Conditionally)

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SUB [src,] dst	Yes	2	1	Χ

## **Opcode**

0010 011E FSSS FDDD

#### **Operands**

dst, src

#### **Description**

This instruction performs a subtraction operation between two registers:

dst = dst - src

- ☐ When the destination operand (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are sign extended to 40 bits according to SXMD.
  - If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- When the destination operand (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source operand (src) of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - Overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

SUB Subtraction

Status Bits Affected by M40, SATA, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

# Example

Syntax	Description
SUB AC1, AC0	The content of AC1 is subtracted from the content of AC0 and the result is stored in AC0.

5-602 Instruction Set Descriptions

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	SUB k4, dst	Yes	2	1	Χ

## **Opcode**

0100 011E kkkk FDDD

#### **Operands**

dst, k4

#### Description

This instruction subtracts a 4-bit unsigned constant, k4, from a register:

dst = dst - k4

- When the destination operand (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- When the destination operand (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
    - Overflow detection is done at bit position 15.
    - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by M40, SATA, SATD

> Affects ACOVx, CARRY

#### Repeat This instruction can be repeated.

Syntax	Description
SUB #15, AC0	An unsigned 4-bit value (15) is subtracted from the content of AC0 and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	SUB K16, [src,] dst	No	4	1	Х

#### **Opcode**

0111 1100 KKKK KKKK KKKK KKKK FDDD FSSS

### **Operands**

dst, K16, src

#### **Description**

This instruction subtracts a 16-bit signed constant, K16, from a register:

dst = src - K16

- ☐ When the destination operand (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - The 16-bit constant, K16, is sign extended to 40 bits according to SXMD.
  - Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination operand (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source operand (src) of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - Overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by M40, SATA, SATD, SXMD

> Affects ACOVx, CARRY

Repeat This instruction can be repeated.

Syntax	Description
, ,	A signed 16-bit value (FFFFh) is subtracted from the content of AC1 and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	SUB Smem, [src,] dst	No	3	1	X

#### **Opcode**

1101 0111 AAAA AAAI FDDD FSSS

#### **Operands**

dst, Smem, src

#### **Description**

This instruction subtracts the content of a memory (Smem) location from a register:

dst = src - Smem

- ☐ When the destination operand (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - The content of the memory location is sign extended to 40 bits according to SXMD.
  - Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- ☐ When the destination operand (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
    - If an accumulator is the source operand (src) of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
    - Overflow detection is done at bit position 15.
    - When an overflow is detected, the destination register is saturated according to SATA.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by M40, SATA, SATD, SXMD

> Affects ACOVx, CARRY

Repeat This instruction can be repeated.

Syntax	Description
SUB *AR3, AC1, AC0	The content addressed by AR3 is subtracted from the content of AC1 and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	SUB src, Smem, dst	No	3	1	Х

#### **Opcode**

1101 1000 AAAA AAAI FDDD FSSS

#### **Operands**

dst, Smem, src

#### **Description**

This instruction subtracts a register content from the content of a memory (Smem) location:

dst = Smem - src

- ☐ When the destination operand (dst) is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - If an auxiliary or temporary register is the source operand (src) of the instruction, the 16 LSBs of the auxiliary or temporary register are sign extended according to SXMD.
  - The content of the memory location is sign extended to 40 bits according to SXMD.
  - Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
  - When an overflow is detected, the accumulator is saturated according to SATD.
- When the destination operand (dst) is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source operand (src) of the instruction, the 16 LSBs of the accumulator are used to perform the operation.
  - Overflow detection is done at bit position 15.
  - When an overflow is detected, the destination register is saturated according to SATA.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured.

**Status Bits** Affected by M40, SATA, SATD, SXMD

> Affects ACOVx, CARRY

Repeat This instruction can be repeated.

Syntax	Description
SUB AC1, *AR3, AC0	The content of AC1 is subtracted from the content addressed by AR3 and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline	
[6]	SUB ACx << Tx	, AC	Çy .		Yes	2	1	Х	
Opcod	е				01	.01 10	D1E DDS	SS ss01	
Operar	nds	AC	x, ACy, Tx		·		, ,		
Descri	ption	This instruction subtracts an accumulator content ACx shifted by the co of Tx from an accumulator content ACy:							
		AC	y = ACy -	(ACx << Tx)					
			☐ The operation is performed on 40 bits in the D-unit shifter.						
			Input opera	ands are sign extend	ded to 40 bits a	accordii	ng to SXN	ИD.	
	The shift operation is equivalent to the signed sh					d shift ii	nstruction		
			subtraction	detection and CAF borrow bit is report al complement of th	ed in the CARF	RY stat			
			When an o	verflow is detected,	the accumulat	or is sa	turated a	ccording to	
	Compatibility with C54x devices (C54CM								
			nen this instru 4CM = 1:	uction is executed wi	ith M40 = 0, co	mpatibil	ity is ensu	ured. When	
			diary shift operation v detection, report,	•		•			
			Tx define a	s of Tx are used to o shift quantity within - lodulo 16 operation	-32 to +31. Wh	en the	value is be	etween –32	
Status	Bits	Aff	ected by	C54CM, M40, SAT	TD, SXMD				
		Aff	ects	ACOVy, CARRY					

# Repeat Example

5-610

Syntax	Description
SUB AC1 << T0, AC0	The content of AC1 shifted by the content of T0 is subtracted from the content of AC0 and the result is stored in AC0.

This instruction can be repeated.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[7]	SUB ACx << #SHIFTW, ACy	Yes	3	1	Χ

0001 000E DDSS 0100 xxSH IFTW **Opcode** 

**Operands** ACx, ACy, SHIFTW

Description This instruction subtracts an accumulator content ACx shifted by the 6-bit value, SHIFTW, from an accumulator content ACy:

ACy = ACy - (ACx << #SHIFTW)

- ☐ The operation is performed on 40 bits in the D-unit shifter.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

**Status Bits** Affected by C54CM, M40, SATD, SXMD

> Affects ACOVy, CARRY

Repeat This instruction can be repeated.

Syntax	Description
	The content of AC1 shifted left by 31 bits is subtracted from the content of AC0 and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[8]	<b>SUB</b> K16 << <b>#16</b> , [ACx,] ACy	No	4	1	Χ

**Opcode** 

0111 1010 KKKK KKKK KKKK KKKK SSDD 001x

**Operands** 

ACx, ACy, K16

Description

This instruction subtracts the 16-bit signed constant, K16, shifted left by 16 bits from an accumulator content ACx:

$$ACy = ACx - (K16 << #16)$$

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

**Status Bits** 

Affected by

C54CM, M40, SATD, SXMD

Affects

ACOVy, CARRY

Repeat

This instruction can be repeated.

Syntax	Description
SUB #FFFFh << #16, AC1, AC0	A signed 16-bit value (FFFFh) shifted left by 16 bits is subtracted from the content of AC1 and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[9]	SUB K16 << #SHFT, [ACx,] ACy	No	4	1	Χ

#### **Opcode**

0111 0001 KKKK KKKK KKKK KKKK SSDD SHFT

# **Operands** Description

This instruction subtracts the 16-bit signed constant, K16, shifted left by the 4-bit value, SHFT, from an accumulator content ACx:

$$ACy = ACx - (K16 << \#SHFT)$$

ACx, ACy, K16, SHFT

- ☐ The operation is performed on 40 bits in the D-unit shifter.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

#### **Status Bits**

Affected by M40, SATD, SXMD

Affects ACOVy, CARRY

#### Repeat

This instruction can be repeated.

Syntax	Description
SUB #9800h << #5, AC0, AC1	A signed 16-bit value (9800h) shifted left by 5 bits is subtracted from the content of AC0 and the result is stored in AC1.

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline	
[10]	SUB Smem <	< Tx, [	ACx,] ACy			No	3	1	Х	
Opcod	e				1101	1101 AA	AA AA	AAI SSI	DD ss01	
Operar	nds	AC	x, ACy, Sn	nem, Tx	•	·				
Description			This instruction subtracts the content of a memory (Smem) location shifted by the content of Tx from an accumulator content ACx:							
		-		(Smem << Tx)						
			The opera	ation is performe	d on 40	) bits in the [	D-unit s	shifter.		
			☐ Input operands are sign extended to 40 bits according to SXMD.							
			The shift	operation is equi	valent t	to the signed	d shift ir	nstruction		
			subtraction	detection and on borrow bit is recall complement	eported	in the CARF	RY state			
		When an overflow is detected, the accumulator is saturated according SATD.					ccording to			
		Compatibility with C54x devices (C54CM = 1)								
			en this inst 4CM = 1:	truction is execute	ed with	M40 = 0, cor	mpatibil	ity is ensu	ured. When	
				ediary shift opera ow detection, re				-		
			Tx define	Bs of Tx are used a shift quantity w modulo 16 opera	thin –32	2 to +31. Wh	en the v	value is be	etween –32	
Status	Bits	Affe	ected by	C54CM, M40	SATD,	, SXMD				
		Affe	ects	ACOVy, CAR	RY					
Repeat	į	Thi	s instructio	on can be repeat	ed.					

Syntax	Description
SUB *AR3 << T0, AC1, AC0	The content addressed by AR3 shifted by the content of T0 is subtracted from the content of AC1 and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[11]	<b>SUB</b> Smem <b>&lt;&lt; #16</b> , [ACx,], ACy	No	3	1	Х

## **Opcode**

| 1101 1110 | AAAA AAAI | SSDD 0101

#### **Operands**

ACx, ACy, Smem

#### Description

This instruction subtracts the content of a memory (Smem) location shifted left by 16 bits from an accumulator content ACx:

$$ACy = ACx - (Smem << #16)$$

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. If the result of the subtraction generates a borrow, the CARRY status bit is cleared; otherwise, the CARRY status bit is not affected.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

#### **Status Bits**

Affected by

C54CM, M40, SATD, SXMD

Affects

ACOVy, CARRY

# Repeat

This instruction can be repeated.

Syntax	Description
SUB *AR3 << #16, AC1, AC0	The content addressed by AR3 shifted left by 16 bits is subtracted from the content of AC1 and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[12]	SUB ACx, Smem << #16, ACy	No	3	1	Х

**Opcode** | 1101 1110 | AAAA AAAI | SSDD 0110

Operands

ACx, ACy, Smem

Description

This instruction subtracts an accumulator content ACx from the content of a memory (Smem) location shifted left by 16 bits:

ACy = (Smem << #16) - ACx

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
- When an overflow is detected, the accumulator is saturated according to SATD.

# Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

Status Bits Affected by C54CM, M40, SATD, SXMD

Affects ACOVy, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
SUB AC1, *AR3 << #16, AC0	The content of AC1 is subtracted from the content addressed by AR3 shifted left by 16 bits and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline				
[13]	SUB [uns(]Sm	nem[)], BORROW,	[ACx,] ACy	No	3	1	Х				
Opcod	le		1103	l 1111   AA	AA A	aai   ssi	DD 101u				
Opera	nds	ACx, ACy, Sm	em								
Descri	ption		This instruction subtracts the logical complement of the CARRY status bit (borrow) and the content of a memory (Smem) location from an accumulator content ACx:								
		ACy = ACx -	Smem - BORROW								
		☐ The opera	tion is performed on 4	0 bits in the I	D-unit /	ALU.					
		☐ Input oper	ands are extended to	40 bits accor	ding to	uns.					
			optional uns keyword is memory location is ze		•	•	the content				
			optional uns keyword nt of the memory location.								
		subtraction	detection and CARF n borrow bit is reported cal complement of the	d in the CARF	RY stat						
		☐ When an o	overflow is detected, th	ne accumulat	or is sa	aturated a	ccording to				
		Compatibility	with C54x devices (	C54CM = 1							
		When this inst	ruction is executed wi	th M40 = 0, c	ompati	ibility is er	nsured.				
Status	Bits	Affected by	CARRY, M40, SATE	), SXMD							
		Affects	ACOVy, CARRY								
_											

This instruction can be repeated.

Repeat

Syntax	Description
SUB uns(*AR1), BORROW, AC0, AC1	The complement of the CARRY bit (1) and the unsigned content addressed by AR1 (F000h) are subtracted from the content of AC0 and the result is stored in AC1.

Before				After			
AC0	00	EC00	0000	AC0	00	EC00	0000
AC1	00	0000	0000	AC1	00	EBFF	OFFF
AR1			0302	AR1			0302
302			F000	302			F000
CARRY			0	CARRY			1

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline		
[14]	SUB [uns(]Sme	m[)],	[ACx,] ACy			No	3	1	Х		
Opcode	•				1101	1111 AA	.AA A	AAI   SSI	D 111u		
Operan	ds	AC	x, ACy, Sme	em							
Descrip	otion	This instruction subtracts the content of a memory (Smem) location from an accumulator content ACx:									
		ACΣ	r = ACx -	Smem							
			The operat	tion is performe	d on 40	bits in the I	D-unit A	ALU.			
			Input opera	ands are extend	ded to 4	0 bits accor	ding to	uns.			
				ptional uns key memory locatio				•	the content		
	If the optional uns keyword is not applied to the content of the memory location is sign extended to SXMD.										
			subtraction	Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.							
			When an o	verflow is dete	cted, the	e accumulat	or is sa	turated a	ccording to		
		Со	mpatibility	with C54x dev	vices (C	54CM = 1)					
		Wh	en this instr	ruction is execu	ted with	n M40 = 0, c	ompati	bility is er	sured.		
Status	Bits	Affe	ected by	M40, SATD, S	SXMD						
		Affe	ects	ACOVy, CAR	RY						
Repeat		This instruction can be repeated.									
Exampl	е										

Syntax	Description
SUB uns(*AR3), AC1, AC0	The unsigned content addressed by AR3 is subtracted from the content of AC1 and the result is stored in AC0.

Syntax	Characteris	stics							
No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[15]	SUB [uns(]S	Smem[)] •	<< #SHIFTV	V, [ACx,]	ACy	No	4	1	Х
Opcod Operar		AC	x, ACy, SH	•	1001   AAAA mem	. AAAI ux	SH I	FTW SSI	DD 01xx
Descri	ption	the	6-bit value	e, SHIFT	cts the content W, from an acc	•	,	•	n shifted by
		ACΣ			<< #SHIFTW)				
			The opera	ation is p	erformed on 40	O bits in the D	D-unit s	shifter.	
			Input ope	rands ar	e extended to 4	40 bits accor	ding to	uns.	
				•	uns keyword is / location is ze			•	the content
				nt of the	uns keyword i memory locatio				
			The shift	operation	n is equivalent	to the signed	d shift i	nstruction	١.
			subtractio	n borrow	on and CARR of bit is reported blement of the	I in the CARF	RY stat		
			When an SATD.	overflow	is detected, th	e accumulate	or is sa	iturated a	ccording to

## Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.

**Status Bits** Affected by C54CM, M40, SATD, SXMD

> Affects ACOVy, CARRY

Repeat This instruction can be repeated.

Syntax	Description
SUB uns(*AR3) << #31, AC1, AC0	The unsigned content addressed by AR3 shifted left by 31 bits is subtracted from the content of AC1 and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline		
[16]	SUB dbl(Lmer	n <b>), [A</b>	Cx,] ACy			No	3	1	Х		
Opcod	e				1110	1101 AA	AA A	aai   ssi	DD 001n		
Operar	nds	AC	x, ACy, Lm	nem							
Descri	ption	This instruction subtracts the content of data memory operand dbl(Lmem) from an accumulator content ACx:									
		AC	y = ACx -	dbl(Lmem)							
			The data	memory operand	dbl(Ln	nem) addres	sses ar	e aligned	:		
				em address is e icant word = Lme		most signifi	cant w	ord = Ln	nem, least		
■ if Lmem address is odd: most signification significant word = Lmem - 1					ant w	ord = Ln	nem, least				
			The opera	ne operation is performed on 40 bits in the D-unit ALU.							
		Input operands are sign extended to 40 bits according to SXMD.									
		Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.									
			When an SATD.	overflow is detect	ed, the	e accumulato	or is sa	iturated a	ccording to		
		Co	mpatibilit	y with C54x devi	ces (C	54CM = 1)					
		Wh	nen this ins	truction is execute	ed with	n M40 = 0, c	ompati	bility is er	sured.		
Status	Bits	Aff	ected by	M40, SATD, S	XMD						
		Aff	ects	ACOVy, CARR	Y						
Repeat	t	This instruction can be repeated.									
Examp	ile										

Syntax	Description
	The content (long word) addressed by AR3 and AR3 + 1 is subtracted from the content of AC1 and the result is stored in AC0. Because this instruction is a long-operand instruction, AR3 is incremented by 2 after the execution.

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline	
[17]	SUB ACx, dbl	(Lmem), <i>i</i>	<b>АС</b> у			No	3	1	Х	
Opcode	е				1110	1101 AA	AA A	AAI SSI	DD 010x	
Operands		ACx, A	ACx, ACy, Lmem							
Description		This instruction subtracts an accumulator content ACx from the content of data memory operand dbl(Lmem):								
		ACy = dbl(Lmem) - ACx								
		☐ The data memory operand dbl(Lmem) addresses are aligned:								
		•	■ if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1							
		•		em address is cant word = Lm		most signific	cant w	ord = Ln	nem, least	
		☐ Th	ne opera	tion is performe	d on 40	bits in the [	D-unit A	ALU.		
		☐ In	out oper	ands are sign e	xtended	d to 40 bits a	ccordi	ng to SXN	ID.	
		Su	Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.							
			hen an d ATD.	overflow is dete	cted, the	e accumulat	or is sa	turated a	ccording to	
		Comp	Compatibility with C54x devices (C54CM = 1)							
		When	this inst	ruction is execu	ted with	n M40 = 0, c	ompati	bility is er	sured.	
Status Bits		Affect	ed by	M40, SATD, S	SXMD					
		Affects	6	ACOVy, CAR	RY					
Repeat		This instruction can be repeated.								

Syntax	Description					
SUB AC1, dbl(*AR3), AC0	The content of AC1 is subtracted from the content (long word) addressed by AR3 and AR3 + 1 and the result is stored in AC0.					

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline		
[18]	SUB Xmem, Yr	mem,	ACx			No	3	1	X		
Opcode	e				1000	0001 XX	XM MI	MYY YYN	IM 01DD		
Operands		ACx, Xmem, Ymem									
Descrip	otion	This instruction subtracts the content of data memory operand Ymem, shifted left 16 bits, from the content of data memory operand Xmem, shifted left 16 bits:									
		ACx = (Xmem << #16) - (Ymem << #16)									
			The operat	tion is perform	ed on 40	bits in the [	O-unit A	ALU.			
			Input opera	ands are sign	extended	to 40 bits a	ccordi	ng to SXM	1D.		
	The shift operation is equivalent to the sign						e signed shift instruction.				
	<ul> <li>Overflow detection and CARRY status subtraction borrow bit is reported in the C is the logical complement of the CARRY</li> </ul>					in the CARF	he CARRY status bit; the borrow bit				
			When an o	overflow is det	ected, the	e accumulato	or is sa	turated ad	ccording to		
		Compatibility with C54x devices (C54CM = 1)									
		When this instruction is executed with $M40 = 0$ , compatibility is ensured. When $C54CM = 1$ , an intermediary shift operation is performed as if $M40$ is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.									
Status	Bits	Affe	ected by	C54CM, M4	0, SATD,	SXMD					
		Affe	ects	ACOVx, CA	RRY						
Repeat		This instruction can be repeated.									

Syntax	Description					
SUB *AR3, *AR4, AC0	The content addressed by AR4 shifted left by 16 bits is subtracted from the content addressed by AR3 shifted left by 16 bits and the result is stored in AC0.					

# SUB::MOV

Subtraction with Parallel Store Accumulator Content to Memory

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SUB Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem	No	4	1	Х

#### Opcode

1000 0111 XXXM MMYY YMMM SSDD 101x xxxx

#### **Operands**

ACx, ACy, T2, Xmem, Ymem

#### Description

This instruction performs two operations in parallel: subtraction and store:

$$ACy = (Xmem << #16) - ACx$$
  
::  $Ymem = HI(ACy << T2)$ 

The first operation subtracts an accumulator content from the content of data memory operand Xmem shifted left by 16 bits.

- ☐ The operation is performed on 40 bits in the D-unit ALU.
- ☐ Input operands are sign extended to 40 bits according to SXMD.
- ☐ The shift operation is equivalent to the signed shift instruction.
- Overflow detection and CARRY status bit depends on M40. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit. When C54CM = 1, an intermediary shift operation is performed as if M40 is locally set to 1 and no overflow detection, report, and saturation is done after the shifting operation.
- ☐ When an overflow is detected, the accumulator is saturated according to SATD.

The second operation shifts the accumulator ACy by the content of T2 and stores ACy(31–16) to data memory operand Ymem. If the 16-bit value in T2 is not within -32 to +31, the shift is saturated to -32 or +31 and the shift is performed with this value.

- ☐ The input operand is shifted in the D-unit shifter according to SXMD.
- ☐ After the shift, the high part of the accumulator, ACy(31–16), is stored to the memory location.

#### Compatibility with C54x devices (C54CM = 1)

When this instruction is executed with M40 = 0, compatibility is ensured. When this instruction is executed with C54CM = 1, the 6 LSBs of T2 are used to determine the shift quantity. The 6 LSBs of T2 define a shift quantity within -32 to +31. When the 16-bit value in T2 is between -32 to -17, a modulo 16 operation transforms the shift quantity to within -16 to -1.

☐ If the SST bit = 1 and the SXMD bit = 0, then the saturate and uns keywords are applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

ACy = (Xmem << #16) – ACx Ymem = HI(saturate(uns(ACy << T2)))

☐ If the SST bit = 1 and the SXMD bit = 1, then only the saturate keyword is applied to the instruction regardless of the optional keywords selected by the user, with the following syntax:

ACy = (Xmem << #16) – ACx Ymem = HI(saturate(ACy << T2))

**Status Bits** 

Affected by C54CM, M40, RDM, SATD, SST, SXMD

Affects ACOVy, CARRY

Repeat

This instruction can be repeated.

See Also

See the following other related instructions:

- ☐ ADDSUB (Dual 16-Bit Addition and Subtraction)
- ☐ ADDSUBCC (Addition or Subtraction Conditionally)
- ☐ ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally)
- ☐ ADDSUB2CC (Addition or Subtraction Conditionally with Shift)
- ☐ SUB (Dual 16-Bit Subtractions)
- SUB (Subtraction)
- ☐ SUBADD (Dual 16-Bit Subtraction and Addition)
- ☐ SUBC (Subtract Conditionally)

Syntax	Description
SUB *AR3 << #16, AC1, AC0 :: MOV HI(AC0 << T2), *AR4	Both instructions are performed in parallel. The content of AC1 is subtracted from the content addressed by AR3 shifted left by 16 bits and the result is stored in AC0. The content of AC0 is shifted by the content of T2, and AC0(31–16) is stored at the address of AR4.

# **SUBADD**

## Dual 16-Bit Subtraction and Addition

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SUBADD Tx, Smem, ACx	No	3	1	Х
[2]	SUBADD Tx, dual(Lmem), ACx	No	3	1	X

**Description** These instructions perform two paralleled subtraction and addition operations

in one cycle.

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

Status Bits Affected by C54CM, SATD, SXMD

Affects ACOVx, ACOVy, CARRY

**See Also** See the following other related instructions:

☐ ADD (Addition)

☐ ADD (Dual 16-Bit Additions)

☐ ADDSUB (Dual 16-Bit Addition and Subtraction)

■ SUB (Dual 16-Bit Subtractions)

☐ SUB (Subtraction)

#### Dual 16-Bit Subtraction and Addition

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SUBADD Tx, Smem, ACx	No	3	1	Χ

#### Opcode

| 1101 | 1110 | AAAA | AAAI | ssDD | 1001

#### **Operands**

ACx, Smem, Tx

#### Description

This instruction performs two paralleled arithmetical operations in one cycle, a subtraction and addition:

$$HI(ACx) = Smem - Tx$$
  
::  $LO(ACx) = Smem + Tx$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The data memory operand Smem:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- ☐ The temporary register Tx:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVx) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.
- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.

- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

## Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

Status Bits Affected by C54CM, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
SUBADD T0, *AR3, AC0	Both instructions are performed in parallel. The content of T0 is subtracted from the content addressed by AR3 and the result is stored in AC0(39–16). The duplicated content of T0 is added to the duplicated content addressed by AR3 and the result is stored in AC0(15–0).

#### Dual 16-Bit Subtraction and Addition

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	SUBADD Tx, dual(Lmem), ACx	No	3	1	Χ

#### Opcode

1110 1110 AAAA AAAI ssDD 111x

# Operands Description

ACx, Lmem, Tx

This instruction performs two paralleled arithmetical operations in one cycle, a subtraction and addition:

$$HI(ACx) = HI(Lmem) - Tx$$
  
::  $LO(ACx) = LO(Lmem) + Tx$ 

The operations are executed on 40 bits in the D-unit ALU that is configured locally in dual 16-bit mode. The 16 lower bits of both the ALU and the accumulator are separated from their higher 24 bits (the 8 guard bits are attached to the higher 16-bit datapath).

- ☐ The temporary register Tx:
  - is used as one of the 16-bit operands of the ALU low part
  - is duplicated and, according to SXMD, sign extended to 24 bits to be used in the ALU high part
- The data memory operand dbl(Lmem) is divided into two 16-bit parts:
  - the lower part is used as one of the 16-bit operands of the ALU low part
  - the higher part is sign extended to 24 bits according to SXMD and is used in the ALU high part
- ☐ The data memory operand dbl(Lmem) addresses are aligned:
  - if Lmem address is even: most significant word = Lmem, least significant word = Lmem + 1
  - if Lmem address is odd: most significant word = Lmem, least significant word = Lmem 1
- ☐ For each of the two computations performed in the ALU, an overflow detection is made. If an overflow is detected on any of the data paths, the destination accumulator overflow status bit (ACOVx) is set.
  - For the operations performed in the ALU low part, overflow is detected at bit position 15.
  - For the operations performed in the ALU high part, overflow is detected at bit position 31.

- ☐ For all instructions, the carry of the operation performed in the ALU high part is reported in the CARRY status bit. The CARRY status bit is always extracted at bit position 31.
- ☐ Independently on each data path, if SATD = 1 when an overflow is detected on the data path, a saturation is performed:
  - For the operations performed in the ALU low part, saturation values are 7FFFh and 8000h.
  - For the operations performed in the ALU high part, saturation values are 00 7FFFh and FF 8000h.

# Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, this instruction is executed as if SATD is locally cleared to 0. Overflow is only detected and reported for the computation performed in the higher 24-bit datapath (overflow is detected at bit position 31).

- ☐ When C54CM = 1 and C16 = 1, the instruction behaves like a dual 16-bit instruction and the carry is not propagated to bit 15 in the D-unit ALU.

Status Bits Affected by C16, C54CM, SATD, SXMD

Affects ACOVx, CARRY

**Repeat** This instruction can be repeated.

Syntax	Description
SUBADD T0, dual(*AR3), AC0	Both instructions are performed in parallel. When the Lmem address is even (AR3 = even): The content of T0 is subtracted from the content addressed by AR3 and the result is stored in AC0(39–16). The duplicated content of T0 is added to the content addressed by AR3 + 1 and the result is stored in AC0(15–0).

# SUBC

## Subtract Conditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SUBC Smem, [ACx,] ACy	No	3	1	Χ

#### **Opcode**

1101 1110 AAAA AAAI SSDD 0011

# Operands Description

ACx, ACy, Smem

This instruction performs a conditional subtraction in the D-unit ALU. The D-unit shifter is not used to perform the memory operand shift.

- ☐ The 16-bit data memory operand Smem is sign extended to 40 bits according to SXMD, shifted left by 15 bits, and subtracted from the content of the source accumulator ACx.
  - The shift operation is equivalent to the signed shift instruction.
  - Overflow and CARRY bit is always detected at bit position 31. The subtraction borrow bit is reported in the CARRY status bit; the borrow bit is the logical complement of the CARRY status bit.
  - If an overflow is detected and reported in accumulator overflow bit ACOVy, no saturation is performed on the result of the operation.
- ☐ If the result of the subtraction is greater than 0 (bit 39 = 0), the result is shifted left by 1 bit, added to 1, and stored in the destination accumulator ACy.
- ☐ If the result of the subtraction is less than 0 (bit 39 = 1), the source accumulator ACx is shifted left by 1 bit and stored in the destination accumulator ACy.

```
if ((ACx - (Smem << #15)) >= 0)
    ACy = (ACx - (Smem << #15)) << #1 + 1
else
    ACy = ACx << #1</pre>
```

This instruction is used to make a 16 step 16-bit by 16-bit division. The divisor and the dividend are both assumed to be positive in this instruction. SXMD affects this operation:

- ☐ If SXMD = 1, the divisor must have a 0 value in the most significant bit
- ☐ If SXMD = 0, any 16-bit divisor value produces the expected result

The dividend, which is in the source accumulator ACx, must be positive (bit 31 = 0) during the computation.

**Status Bits** Affected by **SXMD** Affects ACOVy, CARRY Repeat This instruction can be repeated. See Also See the following other related instructions: ☐ ADDSUBCC (Addition or Subtraction Conditionally) ☐ ADDSUBCC (Addition, Subtraction, or Move Accumulator Content Conditionally) ☐ ADDSUB2CC (Addition or Subtraction Conditionally with Shift) ☐ SUB (Subtraction) □ SUB::MOV (Subtraction with Parallel Store Accumulator Content to Memory)

## Example 1

Syntax	Description
SUBC *AR1, AC0, AC1	The content addressed by AR1 shifted left by 15 bits is subtracted from the content of AC0. The result is greater than 0; therefore, the result is shifted left by 1 bit, added to 1, and the new result stored in AC1. The result generated an overflow and a carry.

☐ SUBADD (Dual 16-Bit Subtraction and Addition)

Before			After			
AC0	23 4300 0	000	AC0	23	4300	0000
AC1	00 0000 0	000	AC1	46	8400	0001
AR1		300	AR1			300
300		200	300			200
SXMD		0	SXMD			0
ACOV1		0	ACOV1			1
CARRY		0	CARRY			1

Syntax	Description
repeat (CSR)	The content addressed by AR1 shifted left by 15 bits is subtracted from the
SUBC *AR1, AC1	content of AC1. The result is greater than 0; therefore, the result is shifted left by 1 bit, added to 1, and the new result stored in AC1. The content addressed by AR1 shifted left by 15 bits is subtracted from the content of AC1. The result is greater than 0; therefore, the result is shifted left by 1 bit, added to 1, and the new result stored in AC1. The result generated a carry.

Before		After	
AC1	00 0746 0000	AC1	00 1A18 0007
AR1	200	AR1	200
200	0100	200	0100
CSR	1	CSR	0
ACOV1	0	ACOV1	0
CARRY	0	CARRY	1

# Swap Accumulator Content

# **Syntax Characteristics**

No.	Syntax			Parallel Enable Bit	Size	Cycles	Pipeline	
	SWAP ACx, AC	Şy						
[1]	SWAP ACO, AC	22		Yes	2	1	X	
[2]	SWAP AC1, AC	23		Yes	2	1	Х	
Opcod	e	SWAP ACO,	AC2	010	01 11	1E 000	0000	
		SWAP AC1,	AC3	010	01 11	1E 000	00 0001	
Opera	nds	ACx, ACy		·		·		
Descri	ption		performs parallel performed in a dec					
		accumulator (A	moves the content ACy), and recipro the first accumula	cally moves the				
		Accumulator sv	vapping is perform	ed in the execut	e phas	e of the p	ipeline.	
Status	Bits	Affected by	none					
		Affects	none					
Repeat	t	This instruction can be repeated.						
See Al	so	See the following other related instructions:						
		☐ SWAP (Sw	ap Auxiliary Regis	er Content)				
		☐ SWAP (Sw	ap Auxiliary and Te	emporary Regist	er Con	tent)		
		☐ SWAP (Sw	ap Temporary Reg	ister Content)				
		SWAPP (S	wap Accumulator I	Pair Content)				
Examp	ole							

Syntax	Description
SWAP AC0, AC2	The content of AC0 is moved to AC2 and the content of AC2 is moved to AC0.

Before				After				
AC0	01	E500	0030	AC0	00	2800	0200	
AC2	00	2800	0200	AC2	01	E500	0030	

# Swap Auxiliary Register Content

# **Syntax Characteristics**

	0 1					allel	0:	0 1	D:
No.	Syntax				Enan	le Bit	Size	Cycles	Pipeline
	<b>SWAP</b> ARx, AR	ly .							
[1]	SWAP AR0, AR	R1			Y	es	2	1	AD
[2]	SWAP AR0, AR	R2			Y	es	2	1	AD
[3]	SWAP AR1, AR	R3			Y	es	2	1	AD
Opcod	е	SWAI	P ARO,	AR1		010	01 11	1E 001	.1 1000
		SWAI	P ARO,	AR2		010	01 11	1E 000	0 1000
		SWAI	P AR1,	AR3		010	01 11	1E 000	0 1001
Operar	nds	ARx, A	Ry						
Descri	ption	These		n performs para ns are performe s.				-	-
		second	auxilia	n moves the con ry register (ARy) ry register to the	, and recipro	cally	moves	•	,
		Auxiliar	y registe	er swapping is pe	erformed in th	e add	ress ph	nase of th	e pipeline.
Status	Bits	Affecte	d by	none					
		Affects		none					
Repeat	t	This instruction can be repeated.							
See Al	so	See the following other related instructions:							
		☐ SW	/AP (Sw	ap Accumulator	Content)				
		☐ SW	/AP (Sw	ap Auxiliary and	Temporary F	Regist	er Con	tent)	
		☐ SWAP (Swap Temporary Register Content)							
		☐ SW	/APP (S	wap Auxiliary Re	egister Pair C	onten	t)		
Examp	le								
	•			•	·			•	

Syntax	Description
SWAP AR0, AR2	The content of AR0 is moved to AR2 and the content of AR2 is moved to AR0.

Before		After			
AR0	6500	AR0	0300		
AR2	0300	AR2	6500		

# Swap Auxiliary and Temporary Register Content

# **Syntax Characteristics**

No.	Syntax				Paral Enable		Size	Cycles	Pipeline
	SWAP ARx, Tx								
[1]	SWAP AR4, T0				Yes		2	1	AD
[2]	SWAP AR5, T1				Yes		2	1	AD
[3]	SWAP AR6, T2				Yes		2	1	AD
[4]	SWAP AR7, T3				Yes	i	2	1	AD
Opcode	e	٤	SWAP AR4,	TO		0101	L 11	1E 000	0 1100
		S	SWAP AR5,	T1		0101	l 11	1E 000	0 1101
		S	SWAP AR6,	T2		0101	l 11	1E 000	0 1110
		5	SWAP AR7,	Т3		0101	l 11	1E 000	0 1111
Operar	nds	ARx	x, Tx						
Descrip	ption	This instruction performs parallel moves between auxiliary registers and temporary registers. These operations are performed in a dedicated datapath independent of the A-unit operators.							
This instruction moves the content of the auxiliary temporary register (Tx), and reciprocally moves the coregister to the auxiliary register.				•	•				
			iliary and to ne pipeline.	emporary register swa	pping is p	erforn	ned in	the addr	ess phase
Status	Bits	Affe	cted by	none					
		Affe	cts	none					
Repeat	t	This instruction can be repeated.							
See Als	so	See the following other related instructions:							
			SWAP (Sw	ap Accumulator Cont	ent)				
			SWAP (Sw	ap Auxiliary Register	Content)				
		☐ SWAP (Swap Temporary Register Content)							
		☐ SWAPP (Swap Auxiliary and Temporary Register Pair Content)							
			SWAP4 (S	wap Auxiliary and Ter	mporary R	Registe	er Pai	rs Conte	nt)

Syntax	Description
SWAP AR4, T0	The content of AR4 is moved to T0 and the content of T0 is moved to AR4.

Before		After			
TO	6500	T0	0300		
AR4	0300	AR4	6500		

# Swap Temporary Register Content

# **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline		
	SWAP Tx, Ty							
[1]	SWAP T0, T2		Yes	2	1	AD		
[2]	SWAP T1, T3		Yes	2	1	AD		
Opcod	е	SWAP TO, T2	010	)1 11	1E 000	0 0100		
		SWAP T1, T3	010	)1 11	1E 000	0 0101		
Operar	nds	Tx, Ty						
Descri	ption	This instruction performs parallel moves between two temporary registers. These operations are performed in a dedicated datapath independent of the A-unit operators.						
		This instruction moves the content of the first temporary register (Tx) to the second temporary register (Ty), and reciprocally moves the content of the second temporary register to the first temporary register.						
		Temporary register swapping is pe pipeline.	rformed in th	ne add	lress pha	ase of the		
Status	Bits	Affected by none						
		Affects none						
Repeat	t	This instruction can be repeated.						
See Al	so	See the following other related instru-	ctions:					
		☐ SWAP (Swap Accumulator Conte	ent)					
		☐ SWAP (Swap Auxiliary Register ©	Content)					
		☐ SWAP (Swap Auxiliary and Temporary Register Content)						
		☐ SWAPP (Swap Temporary Regis	ter Pair Conte	ent)				
Examp	ole							

Syntax	Description
SWAP T0, T2	The content of T0 is moved to T2 and the content of T2 is moved to T0.

Before		After				
T0	6500	TO	0300			
Т2	0300	T2	6500			

# Swap Accumulator Pair Content

# **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SWAPP AC0	, AC2	Yes	2	1	Х
Opcod	le		010	)1 11	1E 000	1 0000
Opera	nds	AC0, AC2	·			
Descri	ption	This instruction performs two parallel r and AC2, AC1 and AC3) in one cycle dedicated datapath independent of swapping is performed in the execute	e. These ope f the D-unit	rations opera	are perfo ators. Ad	ormed in a
		This instruction performs two parallel	moves:			
		☐ the content of AC0 to AC2, and re	eciprocally th	e conte	ent of AC	2 to AC0
		the content of AC1 to AC3, and re	eciprocally th	e conte	ent of AC	3 to AC1
Status	Bits	Affected by none				
		Affects none				
Repea	t	This instruction can be repeated.				
See Al	so	See the following other related instruc	ctions:			
		☐ SWAP (Swap Accumulator Conte	ent)			
		☐ SWAPP (Swap Auxiliary Register	Pair Conten	t)		
		☐ SWAPP (Swap Auxiliary and Tem	porary Regis	ster Pa	ir Conten	t)

# **Example**

Syntax	Description
SWAPP AC0, AC2	The following two swap instructions are performed in parallel: the content of ACO
	is moved to AC2 and the content of AC2 is moved to AC0, and the content of AC1
	is moved to AC3 and the content of AC3 is moved to AC1.

☐ SWAPP (Swap Temporary Register Pair Content)

Before		After	
AC0	01 E500 0030	AC0	00 2800 0200
AC1	00 FFFF 0000	AC1	00 8800 0800
AC2	00 2800 0200	AC2	01 E500 0030
AC3	00 8800 0800	AC3	00 FFFF 0000

# Swap Auxiliary Register Pair Content

# **Syntax Characteristics**

No.	Syntax		Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SWAPP ARO	AR2	Yes	2	1	AD
Opcod	e		010	)1 11	.1E   000	1 1000
Operar	nds	AR0, AR2				
Descri	ption	This instruction performs two para (AR0 and AR2, AR1 and AR3) in a in a dedicated datapath independent swapping is performed in the add	one cycle. These ent of the A-unit c	opera perato	tions are rs. Auxilia	performed
		This instruction performs two para	allel moves:			
		☐ the content of AR0 to AR2, ar	nd reciprocally th	e conte	ent of AR	2 to AR0
		the content of AR1 to AR3, ar	nd reciprocally th	e conte	ent of AR	3 to AR1
Status	Bits	Affected by none				
		Affects none				
Repeat	t	This instruction can be repeated.				
See Als	so	See the following other related ins	structions:			
		☐ SWAP (Swap Auxiliary Regist	er Content)			
		☐ SWAPP (Swap Accumulator F	Pair Content)			
		☐ SWAPP (Swap Auxiliary and	Temporary Regis	ster Pa	ir Conten	t)

# **Example**

Syntax	Description
SWAPP AR0, AR2	The following two swap instructions are performed in parallel: the content of AR0 is moved to AR2 and the content of AR1
	is moved to AR2 and the content of AR2 is moved to AR0, and the content of AR1 is moved to AR1.

☐ SWAPP (Swap Temporary Register Pair Content)

Before		After	
AR0	0200	AR0	6788
AR1	0300	AR1	0200
AR2	6788	AR2	0200
AR3	0200	AR3	0300

# Swap Auxiliary and Temporary Register Pair Content

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
	<b>SWAPP</b> ARx, Tx	(							
[1]	SWAPP AR4, TO	0				Yes	2	1	AD
[2]	SWAPP AR6, T2	2				Yes	2	1	AD
Opcode	•	S	SWAPP AR4	., TO		010	1 11	1E 000	1100
		S	SWAPP AR6	5, T2		010	1 11	1E 000	1110
Operan	ds	AR	x, Tx						
Descrip		and	d two tempo dedicated o	n performs two orary registers latapath inde ister swapping	s in one cycependent o	cle. These op of the A-unit	oeratio opera	ns are pe itors. Au	erformed in xiliary and
		Ins	truction [1]	performs two	parallel m	oves:			
			the conter	t of AR4 to T	0, and reci	procally the	conten	t of T0 to	AR4
			the conter	t of AR5 to T	1, and reci	procally the	conten	t of T1 to	AR5
		Ins	truction [2]	performs two	parallel m	oves:			
			the conter	t of AR6 to T	2, and reci	procally the	conten	t of T2 to	AR6
			the conter	t of AR7 to T	3, and reci	procally the	conten	t of T3 to	AR7
Status I	Bits	Aff	ected by	none					
		Aff	ects	none					
Repeat		Thi	s instructio	n can be repe	eated.				
See Als	<b>50</b>	Se	e the follow	ing other rela	ted instruc	tions:			
			SWAP (Sv	vap Auxiliary	and Tempo	orary Registe	er Con	tent)	
			SWAPP (S	Swap Accumi	ulator Pair	Content)			
			SWAPP (S	Swap Auxiliar	y Register	Pair Conten	t)		
			SWAPP (S	Swap Tempor	ary Registe	er Pair Conte	ent)		
			SWAP4 (S	Swap Auxiliar	y and Temp	oorary Regis	ter Pai	rs Conte	nt)

# Example

Syntax	Description
SWAPP AR4, T0	The following two swap instructions are performed in parallel: the content of AR4 is moved to T0 and the content of T0 is moved to AR4, and the content of AR5 is
	moved to T1 and the content of T1 is moved to AR5.

Before		After	
AR4	0200	AR4	6788
AR5	0300	AR5	0200
TO	6788	T0	0200
T1	0200	T1	0300

Instruction Set Descriptions 5-642

# Swap Temporary Register Pair Content

# **Syntax Characteristics**

No.	Syntax					Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SWAPP T0, T2					Yes	2	1	AD
Opcode	•					010	01 11	1E 000	0100
Operan	ds	T0	, T2						
Description		This instruction performs two parallel moves between four temporary registers (T0 and T2, T1 and T3) in one cycle. These operations are performed in a dedicated datapath independent of the A-unit operators. Temporary register swapping is performed in the address phase of the pipeline.							
		Thi	is instruction	n performs two pa	rallel n	noves:			
			the conten	t of T0 to T2, and	recipr	ocally the co	ontent	of T2 to	ТО
			the conten	t of T1 to T3, and	recipr	ocally the co	ontent	of T3 to	Γ1
Status I	Bits	Aff	ected by	none					
		Aff	ects	none					
Repeat		Thi	is instruction	n can be repeated	d.				
See Als	0	Se	e the follow	ing other related in	nstruct	ions:			
			SWAP (Sv	vap Temporary Re	egister	Content)			
			SWAPP (S	Swap Accumulator	r Pair (	Content)			
			SWAPP (S	Swap Auxiliary Re	gister l	Pair Conten	t)		

# **Example**

Syntax	Description
SWAPP T0, T2	The following two swap instructions are performed in parallel: the content of T0 is moved to T2 and the content of T1 is
	moved to T3 and the content of T3 is moved to T1.

☐ SWAPP (Swap Auxiliary and Temporary Register Pair Content)

Before		After	
T0	0200	TO	6788
T1	0300	T1	0200
T2	6788	T2	0200
Т3	0200	T3	0300

Swap Auxiliary and Temporary Register Pairs Content

# **Syntax Characteristics**

No.	Syntax	-	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	SWAP4 AR4, T	0	Yes	2	1	AD
Opcod	e		010	01 11	.1E   001	.0 1100
Operar	nds	AR4, T0				
Description		This instruction performs four (AR4, AR5, AR6, and AR7) as in one cycle. These operating independent of the A-unit swapping is performed in the	nd four temporary requions are performed operators. Auxiliary	isters in a d and	(T0, T1, T dedicated temporar	2, and T3) I datapath
		This instruction performs fou	r parallel moves:			
		☐ the content of AR4 to T0	, and reciprocally the	conter	nt of T0 to	AR4
		☐ the content of AR5 to T1	, and reciprocally the	conter	nt of T1 to	AR5
		☐ the content of AR6 to T2	, and reciprocally the	conter	nt of T2 to	AR6
		☐ the content of AR7 to T3	, and reciprocally the	conter	nt of T3 to	AR7
Status	Bits	Affected by none				
		Affects none				
Repeat	<u> </u>	This instruction can be repeat	ited.			
See Als	so	See the following other relate	ed instructions:			
		☐ SWAP (Swap Auxiliary a	nd Temporary Regist	er Con	tent)	

☐ SWAPP (Swap Auxiliary and Temporary Register Pair Content)

Syntax	Description
SWAP4 AR4, T0	The following four swap instructions are performed in parallel: the content of AR4 is moved to T0 and the content of T0 is moved to AR4, the content of AR5 is moved to T1 and the content of T1 is moved to AR5, the content of AR6 is moved to T2 and the content of T2 is moved to AR6, and the content of AR7 is moved to T3 and the content of T3 is moved to AR7.

Before		After	
AR4	0200	AR4	0030
AR5	0300	AR5	0200
AR6	0240	AR6	3400
AR7	0400	AR7	0FD3
T0	0030	TO	0200
T1	0200	T1	0300
T2	3400	T2	0240
Т3	0FD3	T3	0400

# **TRAP**

## Software Trap

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	TRAP k5	No	2	?	D

# Opcode

#### **Operands**

k5

#### **Description**

This instruction passes control to a specified interrupt service routine (ISR) and this instruction does not affect INTM bit in ST1\_55 and DBGM bit in ST2\_55. The ISR address is stored at the interrupt vector address defined by the content of an interrupt vector pointer (IVPD or IVPH) combined with the 5-bit constant, k5. This instruction is executed regardless of the value of INTM bit . This instruction is not maskable.

1001 0101 1xxk kkkk

#### Note:

DBSTAT (the debug status register) holds debug context information used during emulation. Make sure the ISR does not modify the value that will be returned to DBSTAT.

Before beginning an ISR, the CPU automatically saves the value of some CPU registers and two internal registers: the program counter (PC) and a loop context register. The CPU can use these values to re-establish the context of the interrupted program sequence when the ISR is done.

In the slow-return process (default), the return address (from the PC), the loop context bits, and some CPU registers are stored to the stacks (in memory). When the CPU returns from an ISR, the speed at which these values are restored is dependent on the speed of the memory accesses.

In the fast-return process, the return address (from the PC) and the loop context bits are saved to registers, so that these values can always be restored quickly. These special registers are the return address register (RETA) and the control-flow context register (CFCT). You can read from or write to RETA and CFCT as a pair with dedicated, 32-bit load and store instructions. Some CPU registers are saved to the stacks (in memory). For fast-return mode operation, see the *TMS320C55x DSP CPU Reference Guide* (SPRU371).

When control is passed to the ISR:

The data stack pointer (SP) is decremented by 1 word in the address
phase of the pipeline. The status register 2 (ST2_55) content is pushed
to the top of SP.

- ☐ The system stack pointer (SSP) is decremented by 1 word in the address phase of the pipeline. The 7 higher bits of status register 0 (ST0\_55) concatenated with 9 zeroes are pushed to the top of SSP.
- ☐ The SP is decremented by 1 word in the access phase of the pipeline. The status register 1 (ST1\_55) content is pushed to the top of SP.
- ☐ The SSP is decremented by 1 word in the access phase of the pipeline. The debug status register (DBSTAT) content is pushed to the top of SSP.
- The SP is decremented by 1 word in the read phase of the pipeline. The 16 LSBs of the return address, from the program counter (PC), of the called subroutine are pushed to the top of SP.
- ☐ The SSP is decremented by 1 word in the read phase of the pipeline. The loop context bits concatenated with the 8 MSBs of the return address are pushed to the top of SSP.
- ☐ The PC is loaded with the ISR program address. The active control flow execution context flags are cleared.

#### System Stack (SSP)

After 
$$\rightarrow$$
 SSP = x - 3 (Loop bits):PC(23-16)

SSP = x - 2 DBSTAT

SSP = x - 1 ST0\_55(15-9)

Before  $\rightarrow$  SSP = x

Save

#### Data Stack (SP)

After	$\rightarrow$	SP = y - 3	PC(15-0)
Save		SP = y - 2	ST1_55
		SP = y - 1	ST2_55
	$\rightarrow$	SP = y	Previously saved data
Save		'	

Status Bits Affected by none

Affects none

**Repeat** This instruction cannot be repeated.

**See Also** See the following other related instructions:

- ☐ INTR (Software Interrupt)
- ☐ RETI (Return from Interrupt)

Syntax	Description
	Program control is passed to the specified interrupt service routine. The interrupt vector address is defined by the content of an interrupt vector pointer (IVPD) combined with the unsigned 5-bit value (5).

# XCC

# Execute Conditionally

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	XCC [label, ]cond	No	2	1	AD
[2]	XCCPART [label, ]cond	No	2	1	Χ

## **Description**

These instructions evaluate a single condition defined by the cond field and allow you to control execution of all operations implied by the instruction or part of the instruction. See Table 1–3 for a list of conditions.

Instruction [1] allows you to control the entire execution flow from the address phase to the execute phase of the pipeline. Instruction [2] allows you to only control the execution flow from the execute phase of the pipeline. The use of

a la		re control of the execute conditionally instruction ends, is optional.					
	These instr	ructions may be	ctions may be executed alone.				
	These instr	ructions may be	e executed wi	th two paralleled	d instructions.		
	These instr paralleled.	ructions may be	e executed w	ith the instruction	on with which it is		
	These instr	ructions may be	e executed wi	th the previous	instruction.		
		se instructions may be executed with the previous instruction and two illeled instructions.					
	These instr	ructions cannot	be repeated.				
	These instructure.	ructions cannot	be used as th	ne last instructio	n in a repeat loop		
	These instr		control the e	xecution of the f	ollowing program		
	B (branch)	BCC	IDLE	INTR	XCC		
	CALL	CALLCC	RPT	RPTCC	XCCPART		
	RET	RETCC	RETI	RPTB	RPTBLOCAL		
	RESET	TRAP					
Affe	ected by	ACOVx, CAR	RY, C54CM,	M40, TCx			
Affe	ects	ACOVx					

**Status Bits** 

## Execute Conditionally

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	XCC [label, ]cond	No	2	1	AD
Opcod	e	!		ı	c cccc
		!		ı	C CCCC

The assembler selects the opcode depending on the instruction position in a paralleled pair.

#### **Operands**

cond

## **Description**

This instruction evaluates a single condition defined by the cond field and allows you to control the execution flow of an instruction, or instructions, from the address phase to the execute phase of the pipeline. See Table 1–3 for a list of conditions.

When this instruction moves into the address phase of the pipeline, the condition specified in the cond field is evaluated. If the tested condition is true, the conditional instruction(s) is read and executed; if the tested condition is false, the conditional instruction(s) is not read and program control is passed to the instruction following the conditional instruction(s) or to the program address defined by label. There is a 3-cycle latency for the condition testing.

☐ This instruction may be executed alone:

```
XCC [label, ]cond
  instruction_executes_conditionally
[label:]
```

This instruction may be executed with two paralleled instructions:

☐ This instruction may be executed with the instruction with which it is paralleled:

☐ This instruction may be executed with a previous instruction:

☐ This instruction may be executed with a previous instruction and two paralleled instructions:

This instruction cannot be used as the last instruction in a repeat loop structure.

This instruction cannot control the execution of the following program control instructions:

B (branch)	BCC	IDLE	INTR	XCC
CALL	CALLCC	RPT	RPTCC	XCCPART
RET	RETCC	RETI	RPTB	RPTBLOCAL
RESET	TRAP			

## Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40 was set to 1.

#### **Status Bits**

Affected by

ACOVx, CARRY, C54CM, M40, TCx

Affects

**ACOV**x

## Repeat

This instruction cannot be repeated.

Syntax	Description
XCC branch, AR0 != #0	The content of AR0 is not equal to 0, the next (ADD) instruction is executed. The
ADD *AR2+, AC0	content of AC0 is added to the content addressed by AR2 and the result is stored in AC0. AR2 is incremented by 1.

Before				After			
AR0			3000	AR0			3000
AR2			0405	AR2			0406
405			EF00	405			EF00
AC0	00	0000	000C	AC0	00	0000	EFOC

Syntax	Description
XCC AR0 != #0	The content of AR0 is equal to 0, the next (ADD) instruction is not executed and
ADD *AR2+, AC0	control is passed to the instruction following the conditionally executed (ADD) instruction.

Before				After			
AR0			0000	AR0			0000
AR2			0405	AR2			0405
405			EF00	405			EF00
AC0	00	0000	000C	AC0	00	0000	000C

## Execute Conditionally

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	XCCPART [label, ]cond	No	2	1	Х
Opcod	е	100	1 01	10   100	C CCCC
		100	1 11	10   100	C CCCC
		100	1 11	11 100	C CCCC

The assembler selects the opcode depending on the instruction position in a paralleled pair.

#### **Operands**

cond

## Description

This instruction evaluates a single condition defined by the cond field and allows you to control the execution flow of an instruction, or instructions, from the execute phase of the pipeline. This instruction differs from instruction [1] because in this instruction operations performed in the address phase are always executed. See Table 1–3 for a list of conditions.

When this instruction moves into the execute phase of the pipeline, the condition specified in the cond field is evaluated. If the tested condition is true, the conditional instruction(s) is read and executed; if the tested condition is false, the conditional instruction(s) is not read and program control is passed to the instruction following the conditional instruction(s) or to the program address defined by label. There is a 0-cycle latency for the condition testing.

☐ This instruction may be executed alone:

```
XCCPART [label, ]cond
  instruction_executes_conditionally
[label:]
```

☐ This instruction may be executed with two paralleled instructions:

☐ This instruction may be executed with the instruction with which it is paralleled. When this instruction syntax is used and the instruction to be executed conditionally is a store-to-memory instruction, there is a 1-cycle latency for the condition setting.

☐ This instruction may be executed with a previous instruction:

☐ This instruction may be executed with a previous instruction and two paralleled instructions:

This instruction cannot be used as the last instruction in a repeat loop structure.

This instruction cannot control the execution of the following program control instructions:

B (branch)	BCC	IDLE	INTR	XCC
CALL	CALLCC	RPT	RPTCC	XCCPART
RET	RETCC	RETI	RPTB	RPTBLOCAL
RESET	TRAP			

## Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the comparison of accumulators to 0 is performed as if M40 was set to 1.

#### **Status Bits**

Affected by

ACOVx, CARRY, C54CM, M40, TCx

Affects

**ACOV**x

## Repeat

This instruction cannot be repeated.

Syntax	Description
XCCPART branch, AR0 != #0	The content of AR0 is not equal to 0, the next (ADD) instruction is executed.
ADD *AR2+, AC0	The content of AC0 is added to the content addressed by AR2 and the result is stored in AC0. AR2 is incremented by 1.

Before				After			
AR0			3000	AR0			3000
AR2			0405	AR2			0406
405			EF00	405			EF00
AC0	00	0000	000C	AC0	00	0000	EFOC

Syntax	Description
XCCPART AR0 != #0	The content of AR0 is equal to 0, the next (ADD) instruction is not executed and
ADD *AR2+, AC0	control is passed to the instruction following the conditionally executed (ADD) instruction; however, since the next (ADD) instruction includes a pointer
	modification, AR2 is incremented by 1 in the address phase.

Before			After			
AR0		0000	AR0			0000
AR2		0405	AR2			0406
405		EF00	405			EF00
AC0	00 0000	000C	AC0	00	0000	000C

# **XOR**

# Bitwise Exclusive OR (XOR)

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	XOR src, dst	Yes	2	1	Х
[2]	XOR k8, src, dst	Yes	3	1	X
[3]	XOR k16, src, dst	No	4	1	X
[4]	XOR Smem, src, dst	No	3	1	X
[5]	XOR ACx << #SHIFTW[, ACy]	Yes	3	1	Х
[6]	XOR k16 << #16, [ACx,] ACy	No	4	1	Х
[7]	XOR k16 << #SHFT, [ACx,] ACy	No	4	1	Х
[8]	XOR k16, Smem	No	4	1	Х

Description	These instructions perform a bitwise exclusive-OR (XOR) operation:
	☐ In the D-unit, if the destination operand is an accumulator.
	In the A-unit ALU, if the destination operand is an auxiliary or temporary register.
	☐ In the A-unit ALU, if the destination operand is the memory.
Status Bits	Affected by C54CM
	Affects none
See Also	See the following other related instructions:
	☐ AND (Bitwise AND)
	☐ OR (Bitwise OR)

## **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[1]	XOR src, dst	Yes	2	1	Х

## Opcode

0010 110E FSSS FDDD

**Operands** 

dst, src

Description

This instruction performs a bitwise exclusive-OR (XOR) operation between two registers:

dst = dst ^ src

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** 

Affected by

none

Affects

none

Repeat

This instruction can be repeated.

Syntax	Description
XOR AC0, AC1	The content of AC0 is XORed with the content of AC1 and the result is stored in AC1.

Before		After	
AC0	7E 2355 4FC0	AC0	7E 2355 4FC0
AC1	OF E340 5678	AC1	71 C015 19B8

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[2]	XOR k8, src, dst	Yes	3	1	Χ

## **Opcode**

0001 110E kkkk kkkk FDDD FSSS

**Operands** 

dst, k8, src

Description

This instruction performs a bitwise exclusive-OR (XOR) operation between a source (src) register content and an 8-bit value, k8:

dst = src ^ k8

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
XOR #FFh, AC1, AC0	The content of AC1 is XORed with the unsigned 8-bit value (FFh) and the result is stored in AC0.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[3]	XOR k16, src, dst	No	4	1	Х

Opcode

0111 1111 kkkk kkkk kkkk kkkk FDDD FSSS

**Operands** 

dst, k16, src

**Description** 

This instruction performs a bitwise exclusive-OR (XOR) operation between a source (src) register content and a 16-bit unsigned constant, k16:

 $dst = src ^k16$ 

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
XOR #FFFFh, AC1, AC0	The content of AC1 is XORed with the unsigned 16-bit value (FFFFh) and the result is stored in AC0.
	result is stored in 7.00.

#### **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[4]	XOR Smem, src, dst	No	3	1	Х

## **Opcode**

1101 1011 AAAA AAAI FDDD FSSS

**Operands** 

dst, Smem, src

Description

This instruction performs a bitwise exclusive-OR (XOR) operation between a source (src) register content and a memory (Smem) location:

dst = src ^ Smem

- ☐ When the destination (dst) operand is an accumulator:
  - The operation is performed on 40 bits in the D-unit ALU.
  - Input operands are zero extended to 40 bits.
  - If an auxiliary or temporary register is the source (src) operand of the instruction, the 16 LSBs of the auxiliary or temporary register are zero extended.
- ☐ When the destination (dst) operand is an auxiliary or temporary register:
  - The operation is performed on 16 bits in the A-unit ALU.
  - If an accumulator is the source (src) operand of the instruction, the 16 LSBs of the accumulator are used to perform the operation.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

Syntax	Description
XOR *AR3, AC1, AC0	The content of AC1 is XORed with the content addressed by AR3 and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[5]	XOR ACx << #SHIFTW[, ACy]	Yes	3	1	Х

# Opcode

0001 000E DDSS 0010 xxSH IFTW

## **Operands**

ACx, ACy, SHIFTW

# Description

This instruction performs a bitwise exclusive-OR (XOR) operation between an accumulator (ACy) content and an accumulator (ACx) content shifted by the 6-bit value, SHIFTW:

 $ACy = ACy ^ (ACx <<< \#SHIFTW)$ 

- ☐ The shift and XOR operations are performed in one cycle in the D-unit shifter.
- When M40 = 0 and C54CM = 0, input operands ACx(31-0) are zero extended to 40 bits. Otherwise, ACx(39-0) is used as is.
- ☐ The input operand (ACx) is shifted by a 6-bit immediate value in the D-unit shifter.
- ☐ The CARRY status bit is not affected by the logical shift operation.

## Compatibility with C54x devices (C54CM = 1)

When C54CM = 1, the intermediary logical shift is performed as if M40 is locally set to 1. The 8 upper bits of the 40-bit intermediary result are not cleared.

#### **Status Bits**

Affected by C54CM, M40

Affects none

#### Repeat

This instruction can be repeated.

#### **Example**

Syntax	Description
XOR AC1 << #30, AC0	The content of AC0 is XORed with the content of AC1 logically shifted left by 30 bits and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax	Parallel Enable Bit	Size	Cycles	Pipeline
[6]	<b>XOR</b> k16 << <b>#16</b> , [ACx,] ACy	No	4	1	Х

**Operands** ACx, ACy, k16

Description This instruction performs a bitwise exclusive-OR (XOR) operation between an

accumulator (ACx) content and a 16-bit unsigned constant, k16, shifted left by

0111 1010 kkkk kkkk kkkk kkkk SSDD 100x

16 bits:

 $ACy = ACx ^ (k16 <<< #16)$ 

☐ The operation is performed on 40 bits in the D-unit ALU.

☐ Input operands are zero extended to 40 bits.

☐ The input operand (k16) is shifted 16 bits to the MSBs.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

## **Example**

**Opcode** 

Syntax	Description
	The content of AC1 is XORed with the unsigned 16-bit value (FFFFh)
	logically shifted left by 16 bits and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax				Paral Enable		Size	Cycles	Pipeline
[7]	XOR k16 << #SHFT, [ACx,] ACy				No		4	1	Х
Opcod	e	0111	0100	kkkk	kkkk	kkkk	kkl	kk SSI	D SHFT

ACx, ACy, k16, SHFT **Operands** 

Description This instruction performs a bitwise exclusive-OR (XOR) operation between an accumulator (ACx) content and a 16-bit unsigned constant, k16, shifted left by

the 4-bit value, SHFT:

 $ACy = ACx ^ (k16 <<< \#SHFT)$ 

☐ The shift and XOR operations are performed in one cycle in the D-unit shifter.

 $\square$  When M40 = 0 and C54CM = 0, input operands ACx(31-0) are zero extended to 40 bits. Otherwise, ACx(39-0) is used as is.

The input operand (k16) is shifted by a 4-bit immediate value in the D-unit shifter.

☐ The CARRY status bit is not affected by the logical shift operation.

**Status Bits** Affected by C54CM, M40

> Affects none

Repeat This instruction can be repeated.

# **Example**

Syntax	Description
XOR #FFFFh << #15, AC1, AC0	The content of AC1 is XORed with the unsigned 16-bit value (FFFFh) logically shifted left by 15 bits and the result is stored in AC0.

# **Syntax Characteristics**

No.	Syntax				Parallel Enable Bit	Size	Cycles	Pipeline
[8]	XOR k16, Smen	n			No	4	1	Х
Opcode	•		1111	0110   AAAA	AAAI   kkk	k kk	kk   kkk	k kkkk
Operan	ds	k16, Smem						
Descrip	otion		•	ns a bitwise exc on and a 16-bit	•	,	•	between a

 $Smem = Smem ^ k16$ 

☐ The operation is performed on 16 bits in the A-unit ALU.

☐ The result is stored in memory.

**Status Bits** Affected by none

> Affects none

Repeat This instruction can be repeated.

# **Example**

Syntax	Description
XOR #FFFFh, *AR3	The content addressed by AR3 is XORed with the unsigned 16-bit value (FFFFh) and the result is stored in the location addressed by AR3.

5-664 Instruction Set Descriptions

# **Chapter 6**

# **Instruction Opcodes in Sequential Order**

This chapter provides the opcode in sequential order for each TMS320C55 $x^{TM}$  DSP instruction syntax.

Topic	Page	ļ
6.1	Instruction Set Opcodes 6-2	
6.2	Instruction Set Opcode Symbols and Abbreviations 6-18	

# 6.1 Instruction Set Opcodes

Table 6–1 lists the opcodes of the instruction set. See Table 6–2 (page 6-18) for a list of the symbols and abbreviations used in the instruction set opcode. See Table 1–1 (page 1-2) and Table 1–2 (page 1-6) for a list of the terms, symbols, and abbreviations used in the mnemonic syntax.

Table 6–1. Instruction Set Opcodes

Opcode	Mnemonic syntax
0000000E xCCCCCCC kkkkkkkk	RPTCC k8, cond
0000001E xCCCCCCC xxxxxxxx	RETCC cond
0000010E xCCCCCCC LLLLLLLL	BCC L8, cond
0000011E LLLLLLLL LLLLLLL	B L16
0000100E LLLLLLLL LLLLLLL	CALL L16
0000110E kkkkkkkk kkkkkkkk	RPT k16
0000111E 11111111 11111111	RPTB pmad
0001000E DDSS0000 xxSHIFTW	AND ACx << #SHIFTW[, ACy]
0001000E DDSS0001 xxSHIFTW	OR ACx << #SHIFTW[, ACy]
0001000E DDSS0010 xxSHIFTW	XOR ACx << #SHIFTW[, ACy]
0001000E DDSS0011 xxSHIFTW	ADD ACx << #SHIFTW, ACy
0001000E DDSS0100 xxSHIFTW	SUB ACx << #SHIFTW, ACy
0001000E DDSS0101 xxSHIFTW	SFTS ACx, #SHIFTW[, ACy]
0001000E DDSS0110 xxSHIFTW	SFTSC ACx, #SHIFTW[, ACy]
0001000E DDSS0111 xxSHIFTW	SFTL ACx, #SHIFTW[, ACy]
0001000E xxSS1000 xxddxxxx	EXP ACx, Tx
0001000E DDSS1001 xxddxxxx	MANT ACx, ACy :: NEXP ACx, Tx
0001000E xxSS1010 SSddxxxt	BCNT ACx, ACy,TCx, Tx
0001000E DDSS1100 SSDDnnnn	MAXDIFF ACx, ACy, ACz, ACw
0001000E DDSS1101 SSDDxxxr	DMAXDIFF ACx, ACy, ACz, ACw, TRNx
0001000E DDSS1110 SSDDxxxx	MINDIFF ACx, ACy, ACz, ACw
0001000E DDSS1111 SSDDxxxr	DMINDIFF ACx, ACy, ACz, ACw, TRNx
0001001E FSSScc00 FDDDxuxt	CMP[U] src RELOP dst, TCx
0001001E FSSScc01 FDDD0utt	CMPAND[U] src RELOP dst, TCy, TCx
0001001E FSSScc01 FDDD1utt	CMPAND[U] src RELOP dst, !TCy, TCx
0001001E FSSScc10 FDDDOutt	CMPOR[U] src RELOP dst, TCy, TCx
0001001E FSSScc10 FDDD1utt	CMPOR[U] src RELOP dst, !TCy, TCx

Table 6–1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
0001001E FSSSxx11 FDDD0xvv	ROL BitOut, src, BitIn, dst
0001001E FSSSxx11 FDDD1xvv	ROR Bitln, src, BitOut, dst
0001010E FSSSxxxx FDDD0000	AADD TAx, TAy
0001010E FSSSxxxx FDDD0001	AMOV TAx, TAy
0001010E FSSSxxxx FDDD0010	ASUB TAx, TAy
0001010E PPPPPPPP FDDD0100	AADD P8, TAx
0001010E PPPPPPPP FDDD0101	AMOV P8, TAx
0001010E PPPPPPPP FDDD0110	ASUB P8, TAx
0001010E FSSSxxxx FDDD1000	AADD TAx, TAy
0001010E FSSSxxxx FDDD1001	AMOV TAx, TAy
0001010E FSSSxxxx FDDD1010	ASUB TAx, TAy
0001010E PPPPPPPP FDDD1100	AADD P8, TAx
0001010E PPPPPPPP FDDD1101	AMOV P8, TAx
0001010E PPPPPPPP FDDD1110	ASUB P8, TAx
0001010E XACS0001 XACD0000 (Note: for DAG_X)	AADD XACsrc, XACdst
0001010E XACS0001 XACD0001 (Note: for DAG_X)	AMOV XACsrc, XACdst
0001010E XACS0001 XACD0010 (Note: for DAG_X)	ASUB XACsrc, XACdst
0001010E XACS0001 XACD1000 (Note: for DAG_Y)	AADD XACsrc, XACdst
0001010E XACS0001 XACD1001 (Note: for DAG_Y)	AMOV XACsrc, XACdst
0001010E XACS0001 XACD1010 (Note: for DAG_Y)	ASUB XACsrc, XACdst
0001011E xxxxxkkk kkkk0000	MOV k7, DPH
0001011E xxxkkkkk kkkk0011	MOV k9, PDP
0001011E kkkkkkkk kkkk0100	MOV k12, BK03
0001011E kkkkkkkk kkkk0101	MOV k12, BK47
0001011E kkkkkkkk kkkk0110	MOV k12, BKC
0001011E kkkkkkkk kkkk1000	MOV k12, CSR
0001011E kkkkkkkk kkkk1001	MOV k12, BRC0
0001011E kkkkkkkk kkkk1010	MOV k12, BRC1

Table 6–1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
0001100E kkkkkkk FDDDFSSS	AND k8, src, dst
0001101E kkkkkkkk FDDDFSSS	OR k8, src, dst
0001110E kkkkkkk FDDDFSSS	XOR k8, src, dst
0001111E KKKKKKKK SSDDxx0%	MPYK[R] K8, [ACx,] ACy
0001111E KKKKKKKK SSDDss1%	MACK[R] Tx, K8, [ACx,] ACy
0010000E	NOP
0010001E FSSSFDDD	MOV src, dst
0010010E FSSSFDDD	ADD [src,] dst
0010011E FSSSFDDD	SUB [src,] dst
0010100E FSSSFDDD	AND src, dst
0010101E FSSSFDDD	OR src, dst
0010110E FSSSFDDD	XOR src, dst
0010111E FSSSFDDD	MAX [src,] dst
0011000E FSSSFDDD	MIN [src,] dst
0011001E FSSSFDDD	ABS [src,] dst
0011010E FSSSFDDD	NEG [src,] dst
0011011E FSSSFDDD	NOT [src,] dst
0011100E FSSSFDDD (Note: FSSS = src1, FDDD = src2)	PSH src1, src2
0011101E FSSSFDDD (Note: FSSS = dst1, FDDD = dst2)	POP dst1, dst2
0011110E kkkkFDDD	MOV k4, dst
0011111E kkkkFDDD	MOV -k4, dst
0100000E kkkkFDDD	ADD k4, dst
01000101 11110010	.LK
0100001E kkkkFDDD	SUB k4, dst
0100010E 00SSFDDD	MOV HI(ACx), TAx
0100010E 01x0FDDD	SFTS dst, #-1
0100010E 01x1FDDD	SFTS dst, #1
0100010E 1000FDDD	MOV SP, TAx
0100010E 1001FDDD	MOV SSP, TAx
0100010E 1010FDDD	MOV CDP, TAx
0100010E 1100FDDD	MOV BRC0, TAx

Table 6–1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax	
0100010E 1101FDDD	MOV BRC1, TAx	
0100010E 1110FDDD	MOV RPTC, TAx	
0100011E kkkk0000	BCLR k4, ST0_55	
0100011E kkkk0001	BSET k4, ST0_55	
0100011E kkkk0010	BCLR k4, ST1_55	
0100011E kkkk0011	BSET k4, ST1_55	
0100011E kkkk0100	BCLR k4, ST2_55	
0100011E kkkk0101	BSET k4, ST2_55	
0100011E kkkk0110	BCLR k4, ST3_55	
0100011E kkkk0111	BSET k4, ST3_55	
0100100E xxxxx000	RPT CSR	
0100100E FSSSx001	RPTADD CSR, TAx	
0100100E kkkkx010	RPTADD CSR, k4	
0100100E kkkkx011	RPTSUB CSR, k4	
0100100E xxxxx100	RET	
01001000 xxxxx100	RETI	
0100101E OLLLLLL	B L7	
0100101E 11111111	RPTBLOCAL pmad	
0100110E kkkkkkkk	RPT k8	
0100111E KKKKKKKK	AADD K8,SP	
0101000E FDDDx000	SFTL dst, #1	
0101000E FDDDx001	SFTL dst, #–1	
0101000E FDDDx010	POP dst	
0101000E xxDDx011	POP dbl(ACx)	
0101000E FSSSx110	PSH src	
0101000E xxSSx111	PSH dbl(ACx)	
0101000E XDDD0100	POPBOTH xdst	
0101000E XSSS0101	PSHBOTH xsrc	
0101001E FSSS00DD	MOV TAx, HI(ACx)	
0101001E FSSS1000	MOV TAx, SP	
0101001E FSSS1001	MOV TAx, SSP	
0101001E FSSS1010	MOV TAx, CDP	
0101001E FSSS1100	MOV TAx, CSR	

Table 6–1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
0101001E FSSS1101	MOV TAx, BRC1
0101001E FSSS1110	MOV TAx, BRC0
0101010E DDSS000%	ADD[R]V [ACx,] ACy
0101010E DDSS001%	SQA[R] [ACx,] ACy
0101010E DDSS010%	SQS[R] [ACx,] ACy
0101010E DDSS011%	MPY[R] [ACx,] ACy
0101010E DDSS100%	SQR[R] [ACx,] ACy
0101010E DDSS101%	ROUND [ACx,] ACy
0101010E DDSS110%	SAT[R] [ACx,] ACy
0101011E DDSSss0%	MAC[R] ACx, Tx, ACy[, ACy]
0101011E DDSSss1%	MAS[R] Tx, [ACx,] ACy
0101100E DDSSss0%	MPY[R] Tx, [ACx,] ACy
0101100E DDSSss1%	MAC[R] ACy, Tx, ACx, ACy
0101101E DDSSss00	ADD ACx << Tx, ACy
0101101E DDSSss01	SUB ACx << Tx, ACy
0101101E DDxxxx1t	SFTCC ACx, TCx
0101110E DDSSss00	SFTL ACx, Tx[, ACy]
0101110E DDSSss01	SFTS ACx, Tx[, ACy]
0101110E DDSSss10	SFTSC ACx, Tx[, ACy]
0101111E 00kkkkkk	SWAP()
01100111 lcccccc	BCC I4, cond
01101000 xCCCCCCC PPPPPPPP PPPPPPPPPPPPPPPPPP	BCC P24, cond
01101001 xCCCCCCC PPPPPPPP PPPPPPPPPPPPPPPPPPPP	CALLCC P24, cond
01101010 PPPPPPPP PPPPPPPP PPPPPPPP	B P24
01101100 PPPPPPPP PPPPPPPP PPPPPPPP	CALL P24
01101101 xCCCCCCC LLLLLLLL LLLLLLLL	BCC L16, cond
01101110 xCCCCCCC LLLLLLLL LLLLLLLL	CALLCC L16, cond
01101111 FSSSccxu KKKKKKK LLLLLLL	BCC[U] L8, src RELOP K8
01110000 KKKKKKKK KKKKKKKK SSDDSHFT	ADD K16 << #SHFT, [ACx,] ACy
01110001 KKKKKKKK KKKKKKKK SSDDSHFT	SUB K16 << #SHFT, [ACx,] ACy
01110010 kkkkkkkk kkkkkkkk SSDDSHFT	AND k16 << #SHFT, [ACx,] ACy

Table 6–1. Instruction Set Opcodes (Continued)

	Орс	ode		Mnemonic syntax
01110011	kkkkkkkk	kkkkkkkk	SSDDSHFT	OR k16 << #SHFT, [ACx,] ACy
01110100	kkkkkkkk	kkkkkkkk	SSDDSHFT	XOR k16 << #SHFT, [ACx,] ACy
01110101	KKKKKKKK	KKKKKKKK	xxDDSHFT	MOV K16 << #SHFT, ACx
01110110	kkkkkkkk	kkkkkkkk	FDDD00SS	BFXTR k16, ACx, dst
01110110	kkkkkkkk	kkkkkkkk	FDDD01SS	BFXPA k16, ACx, dst
01110110	KKKKKKKK	KKKKKKKK	FDDD10xx	MOV K16, dst
01110111	DDDDDDDD	DDDDDDDD	FDDDxxxx	AMOV D16, TAx
01111000	kkkkkkkk	kkkkkkk	xxx0000x	MOV k16, DP
01111000	kkkkkkkk	kkkkkkkk	xxx0001x	MOV k16, SSP
01111000	kkkkkkkk	kkkkkkkk	xxx0010x	MOV k16, CDP
01111000	kkkkkkkk	kkkkkkkk	xxx0011x	MOV k16, BSA01
01111000	kkkkkkkk	kkkkkkkk	xxx0100x	MOV k16, BSA23
01111000	kkkkkkkk	kkkkkkkk	xxx0101x	MOV k16, BSA45
01111000	kkkkkkkk	kkkkkkkk	xxx0110x	MOV k16, BSA67
01111000	kkkkkkkk	kkkkkkkk	xxx0111x	MOV k16, BSAC
01111000	kkkkkkkk	kkkkkkkk	xxx1000x	MOV k16, SP
01111001	KKKKKKKK	KKKKKKKK	SSDDxx0%	MPYK[R] K16, [ACx,] ACy
01111001	KKKKKKKK	KKKKKKKK	SSDDss1%	MACK[R] Tx, K16, [ACx,] ACy
01111010	KKKKKKKK	KKKKKKKK	SSDD000x	ADD K16 << #16, [ACx,] ACy
01111010	KKKKKKKK	KKKKKKKK	SSDD001x	SUB K16 << #16, [ACx,] ACy
01111010	kkkkkkkk	kkkkkkkk	SSDD010x	AND k16 << #16, [ACx,] ACy
01111010	kkkkkkkk	kkkkkkkk	SSDD011x	OR k16 << #16, [ACx,] ACy
01111010	kkkkkkkk	kkkkkkkk	SSDD100x	XOR k16 << #16, [ACx,] ACy
01111010	KKKKKKKK	KKKKKKKK	xxDD101x	MOV K16 << #16, ACx
01111010	xxxxxxx	xxxxxxx	xxxx110x	IDLE
01111011	KKKKKKKK	KKKKKKKK	FDDDFSSS	ADD K16, [src,] dst
01111100	KKKKKKKK	KKKKKKKK	FDDDFSSS	SUB K16, [src,] dst
01111101	kkkkkkkk	kkkkkkkk	FDDDFSSS	AND k16, src, dst
01111110	kkkkkkkk	kkkkkkkk	FDDDFSSS	OR k16, src, dst
01111111	kkkkkkkk	kkkkkkkk	FDDDFSSS	XOR k16, src, dst
10000000	XXXMMMYY	YMMM00xx		MOV dbl(Xmem), dbl(Ymem)
10000000	XXXMMMYY	YMMM01xx		MOV Xmem, Ymem
10000000	XXXMMMYY	YMMM10SS		MOV ACx, Xmem, Ymem

Table 6–1. Instruction Set Opcodes (Continued)

Op	code	Mnemonic syntax
10000001 XXXMMMYY	Y YMMMOODD	ADD Xmem, Ymem, ACx
10000001 XXXMMMYY	Y YMMM01DD	SUB Xmem, Ymem, ACx
10000001 XXXMMMYY	Y YMMM10DD	MOV Xmem, Ymem, ACx
10000010 XXXMMMYY	Y YMMM00mm uuDDDDg%	MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy
10000010 XXXMMMYY	Y YMMM01mm uuDDDDDg%	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy
10000010 XXXMMMYY	Y YMMM10mm uuDDDDg%	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy
10000010 XXXMMMYY	Y YMMM11mm uuxxDDg%	AMAR Xmem :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx
10000011 XXXMMMYY	Y YMMM00mm uuDDDDg%	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy
10000011 XXXMMMYY	Y YMMM01mm uuDDDDg%	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy
10000011 XXXMMMYY	Y YMMM10mm uuDDDDg%	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy
10000011 XXXMMMYY	Y YMMM11mm uuxxDDg%	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx
10000100 XXXMMMYY	Y YMMM00mm uuDDDDg%	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16
10000100 XXXMMMYY	Y YMMM01mm uuxxDDg%	AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx >> #16
10000100 XXXMMMYY	Y YMMM10mm uuDDDDg%	MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16
10000100 XXXMMMYY	Y YMMM11mm uuDDDDg%	MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16
10000101 XXXMMMYY	Y YMMM00mm uuxxDDg%	AMAR Xmem :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx
10000101 XXXMMMYY	Y YMMM01mm uuDDDDDg%	MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy
10000101 XXXMMMYY	Y YMMM10mm xxxxxxx	AMAR Xmem, Ymem, Cmem
10000101 XXXMMMYY	Y YMMM11mm DDx0DDU%	FIRSADD Xmem, Ymem, Cmem, ACx, ACy
10000101 XXXMMMYY	Y YMMM11mm DDx1DDU%	FIRSSUB Xmem, Ymem, Cmem, ACx, ACy
10000110 XXXMMMYY	YMMMxxDD 000guuU%	MPYM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx

Table 6–1. Instruction Set Opcodes (Continued)

	Оро	ode		Mnemonic syntax
10000110	XXXMMMYY	YMMMSSDD	001guuU%	MACM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy
10000110	XXXMMMYY	YMMMSSDD	010guuU%	MACM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx >> #16[, ACy]
10000110	XXXMMMYY	YMMMSSDD	011guuU%	MASM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy
10000110	XXXMMMYY	YMMMDDDD	100xssU%	MASM[R] [T3 = ]Xmem, Tx, ACx :: MOV Ymem << #16, ACy
10000110	XXXMMMYY	YMMMDDDD	101xssU%	MACM[R] [T3 = ]Xmem, Tx, ACx :: MOV Ymem << #16, ACy
10000110	XXXMMMYY	YMMMDDDD	110xxxx%	LMS Xmem, Ymem, ACx, ACy
10000110	XXXMMMYY	YMMMDDDD	1110xxn%	SQDST Xmem, Ymem, ACx, ACy
10000110	XXXMMMYY	YMMMDDDD	1111xxn%	ABDST Xmem, Ymem, ACx, ACy
10000111	XXXMMMYY	YMMMSSDD	000xssU%	MPYM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem
10000111	XXXMMMYY	YMMMSSDD	001xssU%	MACM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem
10000111	XXXMMMYY	YMMMSSDD	010xssU%	MASM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem
10000111	XXXMMMYY	YMMMSSDD	01100001	LMSF Xmem, Ymem, ACx, ACy
10000111	XXXMMMYY	YMMMSSDD	100xxxxx	ADD Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem
10000111	XXXMMMYY	YMMMSSDD	101xxxxx	SUB Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem
10000111	XXXMMMYY	YMMMSSDD	110xxxxx	MOV Xmem << #16, ACy :: MOV HI(ACx << T2), Ymem
10010000	XSSSXDDD			MOV xsrc, xdst
10010001	xxxxxxSS			B ACx
10010010	XXXMMMYY	YMMM00mm	uuDDDDg%	MPY[R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy, :: MPY[R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx
10010010	XXXMMMYY	YMMM01mm	uuDDDDg%	MPY[R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy, :: MAC[R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx
10010010	XXXMMMYY	YMMM10mm	uuDDDDg%	MPY[R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy, :: MAS[R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx
10010010	xxxxxxSS			CALL ACx

Table 6–1. Instruction Set Opcodes (Continued)

	Орс	ode		Mnemonic syntax
10010011	XXXMMMYY	YMMM00mm	uuDDDDg%	MAC[R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy, :: MAC[R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx
10010011	XXXMMMYY	YMMM01mm	uuDDDDg%	MAC[R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy, :: MAS[R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx
10010011	XXXMMMYY	YMMM10mm	uuDDDDg%	MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy, :: MAC[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx >> #16
10010011	XXXMMMYY	YMMM11mm	uuDDDDg%	MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy >> #16, :: MAC[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx >> #16
10010100	XXXMMMYY	YMMM00mm	uuDDDDg%	MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy >> #16, :: MAS[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx
10010100	XXXMMMYY	YMMM10mm	uuDDDDg%	MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy >> #16, :: MPY[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx
10010100	xxxxxxx			RESET
10010101	0xxkkkkk			INTR k5
10010101	1xxkkkkk			TRAP k5
10010101	XXXMMMYY	YMMM01mm	uuDDDDg%	MAS[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy, :: MAS[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx
10010110	0CCCCCC			XCC [label, ]cond
10010110	1CCCCCCC			XCCPART [label, ]cond
10011000				mmap
10011001				port(Smem)
10011010				port(Smem)
10011100				<instruction>.LR</instruction>
10011101				<instruction>.CR</instruction>
10011110	0CCCCCCC			XCC [label, ]cond
10011110	1CCCCCCC			XCCPART [label, ]cond
10011111	0CCCCCC			XCC [label, ]cond
10011111	1CCCCCCC			XCCPART [label, ]cond
1010FDDD	AAAAAAI			MOV Smem, dst
101100DD	AAAAAAI			MOV Smem << #16, ACx
10110100	AAAAAAI			AMAR Smem

Table 6-1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
10110101 AAAAAAAI	PSH Smem
10110110 AAAAAAI	DELAY Smem
10110111 AAAAAAI	PSH dbl(Lmem)
10111000 AAAAAAI	POP dbl(Lmem)
10111011 AAAAAAI	POP Smem
101111SS AAAAAAAI	MOV HI(ACx), Smem
1100FSSS AAAAAAAI	MOV src, Smem
11010000 AAAAAAAI 0%DD01mm	MPY[R] Smem, uns(Cmem), ACx
11010000 AAAAAAAI 0%DD10mm	MAC[R] Smem, uns(Cmem), ACx
11010000 AAAAAAAI 0%DD11mm	MAS[R] Smem, uns(Cmem), ACx
11010000 AAAAAAAI U%DDxxmm	MACM[R]Z [T3 = ]Smem, Cmem, ACx
11010001 AAAAAAAI U%DD00mm	MPYM[R] [T3 = ]Smem, Cmem, ACx
11010001 AAAAAAAI U%DD01mm	MACM[R] [T3 = ]Smem, Cmem, ACx
11010001 AAAAAAAI U%DD10mm	MASM[R] [T3 = ]Smem, Cmem, ACx
11010010 AAAAAAAI U%DD00SS	MACM[R][T3 = ]Smem, [ACx,]ACy
11010010 AAAAAAAI U%DD01SS	MASM[R][T3 = ]Smem, [ACx,]ACy
11010010 AAAAAAAI U%DD10SS	SQAM[R] [T3 = ]Smem, [ACx,] ACy
11010010 AAAAAAAI U%DD11SS	SQSM[R] [T3 = ]Smem, [ACx,] ACy
11010011 AAAAAAAI U%DD00SS	MPYM[R] [T3 = ]Smem, [ACx,] ACy
11010011 AAAAAAAI U%DD10xx	SQRM[R] [T3 = ]Smem, ACx
11010011 AAAAAAAI U%DDulss	MPYM[R][U][T3 = ]Smem, Tx, ACx
11010100 AAAAAAAI U%DDssSS	MACM[R] [T3 = ]Smem, Tx, [ACx,] ACy
11010101 AAAAAAAI U%DDssSS	MASM[R] [T3 = ]Smem, Tx, [ACx,] ACy
11010110 AAAAAAAI FDDDFSSS	ADD Smem, [src,] dst
11010111 AAAAAAAI FDDDFSSS	SUB Smem, [src,] dst
11011000 AAAAAAAI FDDDFSSS	SUB src, Smem, dst
11011001 AAAAAAAI FDDDFSSS	AND Smem, src, dst
11011010 AAAAAAAI FDDDFSSS	OR Smem, src, dst
11011011 AAAAAAAI FDDDFSSS	XOR Smem, src, dst
11011100 AAAAAAAI kkkkxx00	BTST k4, Smem, TC1
11011100 AAAAAAAI kkkkxx01	BTST k4, Smem, TC2
11011100 AAAAAAAI 0000xx10	MOV Smem, DP
11011100 AAAAAAAI 0001xx10	MOV Smem, CDP

Table 6–1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
11011100 AAAAAAAI 0010xx10	MOV Smem, BSA01
11011100 AAAAAAAI 0011xx10	MOV Smem, BSA23
11011100 AAAAAAAI 0100xx10	MOV Smem, BSA45
11011100 AAAAAAAI 0101xx10	MOV Smem, BSA67
11011100 AAAAAAAI 0110xx10	MOV Smem, BSAC
11011100 AAAAAAAI 0111xx10	MOV Smem, SP
11011100 AAAAAAAI 1000xx10	MOV Smem, SSP
11011100 AAAAAAAI 1001xx10	MOV Smem, BK03
11011100 AAAAAAAI 1010xx10	MOV Smem, BK47
11011100 AAAAAAAI 1011xx10	MOV Smem, BKC
11011100 AAAAAAAI 1100xx10	MOV Smem, DPH
11011100 AAAAAAAI 1111xx10	MOV Smem, PDP
11011100 AAAAAAAI x000xx11	MOV Smem, CSR
11011100 AAAAAAAI x001xx11	MOV Smem, BRC0
11011100 AAAAAAAI x010xx11	MOV Smem, BRC1
11011100 AAAAAAAI x011xx11	MOV Smem, TRN0
11011100 AAAAAAAI x100xx11	MOV Smem, TRN1
11011101 AAAAAAAI SSDDss00	ADD Smem << Tx, [ACx,] ACy
11011101 AAAAAAAI SSDDss01	SUB Smem << Tx, [ACx,] ACy
11011101 AAAAAAAI SSDDss10	ADDSUB2CC Smem, ACx, Tx, TC1, TC2, ACy
11011101 AAAAAAAI x%DDss11	MOV [rnd(]Smem << Tx[)], ACx
11011110 AAAAAAAI SSDD0000	ADDSUBCC Smem, ACx, TC1, ACy
11011110 AAAAAAAI SSDD0001	ADDSUBCC Smem, ACx, TC2, ACy
11011110 AAAAAAAI SSDD0010	ADDSUBCC Smem, ACx, TC1, TC2, ACy
11011110 AAAAAAAI SSDD0011	SUBC Smem, [ACx,] ACy
11011110 AAAAAAAI SSDD0100	ADD Smem << #16, [ACx,] ACy
11011110 AAAAAAAI SSDD0101	SUB Smem << #16, [ACx,] ACy
11011110 AAAAAAAI SSDD0110	SUB ACx, Smem << #16, ACy
11011110 AAAAAAAI ssDD1000	ADDSUB Tx, Smem, ACx
11011110 AAAAAAAI ssDD1001	SUBADD Tx, Smem, ACx
11011111 AAAAAAAI FDDD000u	MOV [uns(]high_byte(Smem)[)], dst
11011111 AAAAAAAI FDDD001u	MOV [uns(]low_byte(Smem)[)], dst
11011111 AAAAAAAI xxDD010u	MOV [uns(]Smem[)], ACx

Table 6-1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
11011111 AAAAAAAI SSDD100u	ADD [uns(]Smem[)], CARRY, [ACx,] ACy
11011111 AAAAAAAI SSDD101u	SUB [uns(]Smem[)], BORROW, [ACx,] ACy
11011111 AAAAAAAI SSDD110u	ADD [uns(]Smem[)], [ACx,] ACy
11011111 AAAAAAAI SSDD111u	SUB [uns(]Smem[)], [ACx,] ACy
11100000 AAAAAAAI FSSSxxxt	BTST src, Smem, TCx
11100001 AAAAAAAI DDSHIFTW	MOV low_byte(Smem) << #SHIFTW, ACx
11100010 AAAAAAAI DDSHIFTW	MOV high_byte(Smem) << #SHIFTW, ACx
11100011 AAAAAAAI kkkk000x	BTSTSET k4, Smem, TC1
11100011 AAAAAAAI kkkk001x	BTSTSET k4, Smem, TC2
11100011 AAAAAAAI kkkk010x	BTSTCLR k4, Smem, TC1
11100011 AAAAAAAI kkkk011x	BTSTCLR k4, Smem, TC2
11100011 AAAAAAAI kkkk100x	BTSTNOT k4, Smem, TC1
11100011 AAAAAAAI kkkk101x	BTSTNOT k4, Smem, TC2
11100011 AAAAAAAI FSSS1100	BSET src, Smem
11100011 AAAAAAAI FSSS1101	BCLR src, Smem
11100011 AAAAAAAI FSSS111x	BNOT src, Smem
11100100 AAAAAAAI FSSSx0xx	PSH src,Smem
11100100 AAAAAAAI FDDDx1xx	POP dst, Smem
11100101 AAAAAAAI FSSS01x0	MOV src, high_byte(Smem)
11100101 AAAAAAAI FSSS01x1	MOV src, low_byte(Smem)
11100101 AAAAAAAI 000010xx	MOV DP, Smem
11100101 AAAAAAAI 000110xx	MOV CDP, Smem
11100101 AAAAAAAI 001010xx	MOV BSA01, Smem
11100101 AAAAAAAI 001110xx	MOV BSA23, Smem
11100101 AAAAAAAI 010010xx	MOV BSA45, Smem
11100101 AAAAAAAI 010110xx	MOV BSA67, Smem
11100101 AAAAAAAI 011010xx	MOV BSAC, Smem
11100101 AAAAAAAI 011110xx	MOV SP, Smem
11100101 AAAAAAAI 100010xx	MOV SSP, Smem
11100101 AAAAAAAI 100110xx	MOV BK03, Smem
11100101 AAAAAAAI 101010xx	MOV BK47, Smem
11100101 AAAAAAAI 1011110xx	MOV BKC, Smem
11100101 AAAAAAAI 110010xx	MOV DPH, Smem

Table 6–1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
11100101 AAAAAAAI 111110xx	MOV PDP, Smem
11100101 AAAAAAAI x00011xx	MOV CSR, Smem
11100101 AAAAAAAI x00111xx	MOV BRC0, Smem
11100101 AAAAAAAI x01011xx	MOV BRC1, Smem
11100101 AAAAAAAI x01111xx	MOV TRN0, Smem
11100101 AAAAAAAI x10011xx	MOV TRN1, Smem
11100110 AAAAAAAI KKKKKKK	MOV K8, Smem
11100111 AAAAAAAI SSss00xx	MOV ACx << Tx, Smem
11100111 AAAAAAAI SSss10x%	MOV [rnd(]HI(ACx << Tx)[)], Smem
11100111 AAAAAAAI SSss11u%	MOV [uns(] [rnd(]HI[(saturate](ACx << Tx)[)))], Smem
11101000 AAAAAAAI SSxxx0x%	MOV [rnd(]HI(ACx)[)], Smem
11101000 AAAAAAAI SSxxxlu%	MOV [uns(] [rnd(]HI[(saturate](ACx)[)))], Smem
11101001 AAAAAAAI SSSHIFTW	MOV ACx << #SHIFTW, Smem
11101010 AAAAAAAI SSSHIFTW	MOV HI(ACx << #SHIFTW), Smem
11101011 AAAAAAAI xxxx01xx	MOV RETA, dbl(Lmem)
11101011 AAAAAAAI xxSS10x0	MOV ACx, dbl(Lmem)
11101011 AAAAAAAI xxSS10u1	MOV [uns(]saturate(ACx)[)], dbl(Lmem)
11101011 AAAAAAAI FSSS1100	MOV pair(TAx), dbl(Lmem)
11101011 AAAAAAAI xxSS1101	MOV ACx >> #1, dual(Lmem)
11101100 AAAAAAAI FSSS000x	BSET Baddr, src
11101100 AAAAAAAI FSSS001x	BCLR Baddr, src
11101100 AAAAAAAI FSSS010x	BTSTP Baddr, src
11101100 AAAAAAAI FSSS011x	BNOT Baddr, src
11101100 AAAAAAAI FSSS100t	BTST Baddr, src, TCx
11101100 AAAAAAAI XDDD1110	AMAR Smem, XAdst
11101101 AAAAAAAI 00DD1010	MOV dbl(Lmem), pair(HI(ACx))
11101101 AAAAAAAI 00DD1100	MOV dbl(Lmem), pair(LO(ACx))
11101101 AAAAAAAI 00SS1110	MOV pair(HI(ACx)), dbl(Lmem)
11101101 AAAAAAAI 00SS1111	MOV pair(LO(ACx)), dbl(Lmem)
11101101 AAAAAAAI SSDD000n	ADD dbl(Lmem), [ACx,] ACy
11101101 AAAAAAAI SSDD001n	SUB dbl(Lmem), [ACx,] ACy
11101101 AAAAAAAI SSDD010x	SUB ACx, dbl(Lmem), ACy
11101101 AAAAAAAI xxxx011x	MOV dbl(Lmem), RETA

Table 6-1. Instruction Set Opcodes (Continued)

Op	code	Mnemonic syntax
11101101 AAAAAA	I xxDD100g	MOV[40] dbl(Lmem), ACx
11101101 AAAAAA	FDDD111x	MOV dbl(Lmem), pair(TAx)
11101101 AAAAAAA	XDDD1111	MOV dbl(Lmem), XAdst
11101101 AAAAAA	XSSS0101	MOV XAsrc, dbl(Lmem)
11101110 AAAAAA	I SSDD000x	ADD dual(Lmem), [ACx,] ACy
11101110 AAAAAA	SSDD001x	SUB dual(Lmem), [ACx,] ACy
11101110 AAAAAA	I SSDD010x	SUB ACx, dual(Lmem), ACy
11101110 AAAAAA	I ssDD011x	SUB dual(Lmem), Tx, ACx
11101110 AAAAAA	I ssDD100x	ADD dual(Lmem), Tx, ACx
11101110 AAAAAA	ssDD101x	SUB Tx, dual(Lmem), ACx
11101110 AAAAAA	I ssDD110x	ADDSUB Tx, dual(Lmem), ACx
11101110 AAAAAA	I ssDD111x	SUBADD Tx, dual(Lmem), ACx
11101111 AAAAAA	mm00xxxx	MOV Cmem, Smem
11101111 AAAAAAA	I xxxx01mm	MOV Smem, Cmem
11101111 AAAAAAA	I xxxx10mm	MOV Cmem,dbl(Lmem)
11101111 AAAAAAA	I xxxx11mm	MOV dbl(Lmem), Cmem
11110000 AAAAAAA	KKKKKKKK KKKKKKKK	CMP Smem == K16, TC1
11110001 AAAAAAA	KKKKKKKK KKKKKKKK	CMP Smem == K16, TC2
11110010 AAAAAAA	kkkkkkkk kkkkkkk	BAND Smem, k16, TC1
11110011 AAAAAAA	I kkkkkkkk kkkkkkk	BAND Smem, k16, TC2
11110100 AAAAAAA	I kkkkkkkk kkkkkkk	AND k16, Smem
11110101 AAAAAAA	I kkkkkkkk kkkkkkk	OR k16, Smem
11110110 AAAAAA	I kkkkkkkk kkkkkkk	XOR k16, Smem
11110111 AAAAAA	KKKKKKKK KKKKKKKK	ADD K16, Smem
11111000 AAAAAA	KKKKKKKK xxDDx0U%	MPYMK[R][T3 = ]Smem, K8, ACx
11111000 AAAAAA	KKKKKKKK SSDDx1U%	MACMK[R] [T3 = ]Smem, K8, [ACx,] ACy
11111001 AAAAAAA	uxSHIFTW SSDD00xx	ADD [uns(]Smem[)] << #SHIFTW, [ACx,] ACy
11111001 AAAAAA	uxSHIFTW SSDD01xx	SUB [uns(]Smem[)] << #SHIFTW, [ACx,] ACy
11111001 AAAAAA	uxSHIFTW xxDD10xx	MOV [uns(]Smem[)] << #SHIFTW, ACx
11111010 AAAAAA	xxSHIFTW SSxxx0x%	MOV [rnd(]HI(ACx << #SHIFTW)[)], Smem
11111010 AAAAAAA	uxSHIFTW SSxxx1x%	MOV [uns(] [rnd(]HI[(saturate](ACx << #SHIFTW)[)))], Smem
11111011 AAAAAA	KKKKKKKK KKKKKKKK	MOV K16, Smem

Table 6–1. Instruction Set Opcodes (Continued)

Оре	code	Mnemonic syntax
11111100 AAAAAAI	LLLLLLL LLLLLLL	BCC L16, ARn_mod ! = #0
11111101 AAAAAAI	000000mm DDDDuug%	MPY[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAI	000001mm DDDDuug%	MPY[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAI	000010mm DDDDuug%	MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAI	000011mm DDDDuug%	MPY[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAI	000100mm DDDDuug%	MAS[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAI	000101mm DDDDuug%	MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAI	000110mm DDDDuug%	MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAI	000111mm DDDDuug%	MAS[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAAI	001000mm DDDDuug%	MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx>>#16
11111101 AAAAAAAI	001001mm DDDDuug%	MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy>>#16 :: MAS[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAAI	001010mm DDDDuug%	MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy>>#16 :: MPY[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAAI	001011mm DDDDuug%	MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy>>#16 :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx>>#16
11111101 AAAAAAAI	001100mm DDDDuug%	MAS[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAAI	010000mm DDDDuug%	MPY[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAAI	010001mm DDDDuug%	MPY[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAAI	010010mm DDDDuug%	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAAI	010011mm DDDDuug%	MPY[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx

Table 6–1. Instruction Set Opcodes (Continued)

Opcode	Mnemonic syntax
11111101 AAAAAAAI 010100mm DDDDuug%	MAS[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAAI 010101mm DDDDuug%	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAAI 010110mm DDDDuug%	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAAI 010111mm DDDDuug%	MAS[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAAI 011000mm DDDDuug%	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx>>#16
11111101 AAAAAAAI 011001mm DDDDuug%	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy>>#16 :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAAI 011010mm DDDDuug%	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy>>#16 :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx
11111101 AAAAAAAI 011011mm DDDDuug%	MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy>>#16 :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx>>#16
11111101 AAAAAAAI 011100mm DDDDuug%	MAS[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx

# 6.2 Instruction Set Opcode Symbols and Abbreviations

Table 6–2 lists the symbols and abbreviations used in the instruction set opcode.

Table 6–2. Instruction Set Opcode Symbols and Abbreviations

Bit Field Name	Bit Field Value	Bit Field Description
%	0	Rounding is disabled
	1	Rounding is enabled
AAAA AAAI		Smem addressing mode:
	AAAA AAA0	@dma, direct memory address (dma) direct access
	AAAA AAA1	Smem indirect memory access:
	0001 0001	ABS16(#k16)
	0011 0001	*(#k23)
	0101 0001	port(#k16)
	0111 0001	*CDP
	1001 0001	*CDP+
	1011 0001	*CDP-
	1101 0001	*CDP(#K16)
	1111 0001	*+CDP(#K16)
	PPP0 0001	*ARn
	PPP0 0011	*ARn+
	PPP0 0101	*ARn-
	PPP0 0111	*(ARn + T0), when C54CM = 0 *(ARn + T0), when C54CM = 1
	PPP0 1001	*(ARn – T0), when C54CM = 0 *(ARn – T0), when C54CM = 1
	PPP0 1011	*ARn(T0), when C54CM = 0 *ARn(T0), when C54CM = 1
	PPP0 1101	*ARn(#K16)
	PPP0 1111	*+ARn(#K16)
	PPP1 0011	*(ARn + T1), when ARMS = 0 *ARn(short(#1)), when ARMS = 1

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description
	PPP1 0101	*(ARn – T1), when ARMS = 0 *ARn(short(#2)), when ARMS = 1
	PPP1 0111	*ARn(T1), when ARMS = 0 *ARn(short(#3)), when ARMS = 1
	PPP1 1001	*+ARn, when ARMS = 0 *ARn(short(#4)), when ARMS = 1
	PPP1 1011	*-ARn, when ARMS = 0 *ARn(short(#5)), when ARMS = 1
	PPP1 1101	*(ARn + T0B), when ARMS = $0$ *ARn(short(#6)), when ARMS = $1$
	PPP1 1111	*(ARn $-$ T0B), when ARMS = 0 *ARn(short(#7)), when ARMS = 1
	PPP encodes	s an auxiliary register (ARn) as for XXX and YYY.

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field De	scription
CC		Relational operators (RELOP):	
	00	== (	equal to)
	01	< (	less than)
	10	>= (	greater than or equal to)
	11	!= (	not equal to)
CCC CCCC			eld (cond) on source accumulator, auxiliary, or temporary; and CARRY:
	000 FSSS	src == 0	(source is equal to 0)
	001 FSSS	src != 0	(source is not equal to 0)
	010 FSSS	src < 0	(source is less than 0)
	011 FSSS	src <= 0	(source is less than or equal to 0)
	100 FSSS	src > 0	(source is greater than 0)
	101 FSSS	src >= 0	(source is greater than or equal to 0)
	110 00SS	overflow(AC)	(source accumulator overflow status bit (ACOVx) is tested against 1)
	110 0100	TC1	(status bit is tested against 1)
	110 0101	TC2	(status bit is tested against 1)
	110 0110	CARRY	(status bit is tested against 1)
	110 0111	Reserved	

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description
	110 1000	TC1 & TC2
	110 1001	TC1 & !TC2
	110 1010	!TC1 & TC2
	110 1011	!TC1 & !TC2
	110 11xx	Reserved
	111 00SS	!overflow(ACx)(source accumulator overflow status bit (ACOVx) is tested against 0)
	111 0100	!TC1 (status bit is tested against 0)
	111 0101	!TC2 (status bit is tested against 0)
	111 0110	!CARRY (status bit is tested against 0)
	111 0111	Reserved
	111 1000	TC1   TC2
	111 1001	TC1   !TC2
	111 1010	!TC1   TC2
	111 1011	!TC1   !TC2
	111 1100	TC1 ^ TC2
	111 1101	TC1 ^ !TC2
	111 1110	!TC1 ^ TC2
	111 1111	!TC1 ^ !TC2
dd		Destination temporary register (Tx, Ty):
	00	Temporary register 0 (T0)
	01	Temporary register 1 (T1)
	10	Temporary register 2 (T2)
	11	Temporary register 3 (T3)

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description
DD		Destination accumulator register (ACw, ACx, ACy, ACz):
	00	Accumulator 0 (AC0)
	01	Accumulator 1 (AC1)
	10	Accumulator 2 (AC2)
	11	Accumulator 3 (AC3)
DDD	D	Data address label coded on n bits (absolute address)
E	0	Parallel Enable bit is cleared to 0
	1	Parallel Enable bit is set to 1
FDDD FSSS		Destination or Source accumulator, auxiliary, or temporary register (dst, src, TAx, TAy):
	0000	Accumulator 0 (AC0)
	0001	Accumulator 1 (AC1)
	0010	Accumulator 2 (AC2)
	0011	Accumulator 3 (AC3)
	0100	Temporary register 0 (T0)
	0101	Temporary register 1 (T1)
	0110	Temporary register 2 (T2)
	0111	Temporary register 3 (T3)
	1000	Auxiliary register 0 (AR0)
	1001	Auxiliary register 1 (AR1)
	1010	Auxiliary register 2 (AR2)
	1011	Auxiliary register 3 (AR3)
	1100	Auxiliary register 4 (AR4)
	1101	Auxiliary register 5 (AR5)
	1110	Auxiliary register 6 (AR6)
	1111	Auxiliary register 7 (AR7)

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description
g	0	40 keyword is not applied
	1	40 keyword is applied; M40 is locally set to 1
kk kkkk		Swap code for Swap Register Content instruction:
	00 0000	SWAP AC0, AC2
	00 0001	SWAP AC1, AC3
	00 0100	SWAP T0, T2
	00 0101	SWAP T1, T3
	00 1000	SWAP AR0, AR2
	00 1001	SWAP AR1, AR3
	00 1100	SWAP AR4, T0
	00 1101	SWAP AR5, T1
	00 1110	SWAP AR6, T2
	00 1111	SWAP AR7, T3
	01 0000	SWAPP AC0, AC2
	01 0001	Reserved
	01 0100	SWAPP T0, T2
	01 0101	Reserved
	01 1000	SWAPP AR0, AR2
	01 1001	Reserved
	01 1100	SWAPP AR4, T0
	01 1101	Reserved
	01 1110	SWAPP AR6, T2
	01 1111	Reserved
	10 1000	Reserved
	10 1100	SWAP4 AR4, T0
	11 1000	SWAP AR0, AR1
	11 1100	Reserved
	1x 0000	Reserved
	1x 0001	Reserved

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description
	1x 0100	Reserved
	1x 0101	Reserved
	1x 1001	Reserved
	1x 1101	Reserved
	1x 1110	Reserved
	1x 1111	Reserved
kkk k		Unsigned constant of n bits
KKK K		Signed constant of n bits
111 1		Program address label coded on n bits (unsigned offset relative to program counter register)
LLL L		Program address label coded on n bits (signed offset relative to program counter register)
mm		Coefficient addressing mode (Cmem):
	00	*CDP
	01	*CDP+
	10	*CDP-
	11	*(CDP + T0)
MMM		Modifier option for Xmem or Ymem addressing mode:
	000	*ARn
	001	*ARn+
	010	*ARn-
	011	*(ARn + T0), when C54CM = 0 *(ARn + AR0), when C54CM = 1
	100	*(ARn + T1)

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description
	101	*(ARn – T0), when C54CM = 0 *(ARn – AR0), when C54CM = 1
	110	*(ARn – T1)
	111	*ARn(T0), when C54CM = 0 *ARn(AR0), when C54CM = 1
n		Reserved bit
PPP	P	Program or data address label coded on n bits (absolute address)
r	0	Select TRN0
	1	Select TRN1
SHFT		4-bit immediate shift value, 0 to 15
SHIFTW		6-bit immediate shift value, -32 to +31
ss		Source temporary register (Tx, Ty):
	00	Temporary register 0 (T0)
	01	Temporary register 1 (T1)
	10	Temporary register 2 (T2)
	11	Temporary register 3 (T3)
SS		Source accumulator register (ACw, ACx, ACy, ACz):
	00	Accumulator 0 (AC0)
	01	Accumulator 1 (AC1)
	10	Accumulator 2 (AC2)
	11	Accumulator 3 (AC3)
tt	00	Bit 0: destination TCy bit of Compare Register Content instruction
	01	Bit 1: source TCx bit of Compare Register Content instruction

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description
	10	When value = 0: TC1 is selected
	11	When value = 1: TC2 is selected
u	0	U or uns keyword is not applied; operand is considered signed
	1	U or uns keyword is applied; operand is considered unsigned
U	0	No update of T3 with Smem or Xmem content
	1	T3 is updated with Smem or Xmem content
vv	00	Bit 0: shifted-out bit of Rotate instruction
	01	Bit 1: shifted-in bit of Rotate instruction
	10	When value = 0: CARRY is selected
	11	When value = 1: TC2 is selected
x		Reserved bit
XDDD XSSS		Destination or Source accumulator or extended register. All 23 bits of stack pointer (XSP), system stack pointer (XSSP), data page pointer (XDP), coefficient data pointer (XCDP), and extended auxiliary register (XARx).
	0000	Accumulator 0 (AC0)
	0001	Accumulator 1 (AC1)
	0010	Accumulator 2 (AC2)
	0011	Accumulator 3 (AC3)
	0100	Stack pointer (XSP)
	0101	System stack pointer (XSSP)
	0110	Data page pointer (XDP)
	0111	Coefficient data pointer (XCDP)
	1000	Auxiliary register 0 (XAR0)
	1001	Auxiliary register 1 (XAR1)
	1010	Auxiliary register 2 (XAR2)
	1011	Auxiliary register 3 (XAR3)
	1100	Auxiliary register 4 (XAR4)

Table 6–2. Instruction Set Opcode Symbols and Abbreviations (Continued)

Bit Field Name	Bit Field Value	Bit Field Description
	1101	Auxiliary register 5 (XAR5)
	1110	Auxiliary register 6 (XAR6)
	1111	Auxiliary register 7 (XAR7)
XXX YYY		Auxiliary register designation for Xmem or Ymem addressing mode:
	000	Auxiliary register 0 (AR0)
	001	Auxiliary register 1 (AR1)
	010	Auxiliary register 2 (AR2)
	011	Auxiliary register 3 (AR3)
	100	Auxiliary register 4 (AR4)
	101	Auxiliary register 5 (AR5)
	110	Auxiliary register 6 (AR6)
	111	Auxiliary register 7 (AR7)

# Cross-Reference of Mnemonic and Algebraic Instruction Sets

This chapter provides a cross-reference between the TMS320C55x<sup>™</sup> DSP mnemonic instruction set and the algebraic instruction set (Table 7–1). For more information on the algebraic instruction set, see *TMS320C55x DSP Algebraic Instruction Set Reference Guide*, SWPU068.

7-2

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets

Mnemonic Syntax	Algebraic Syntax	
AADD: Modify Auxiliary or Temporary Register Content by Addition	Modify Auxiliary or Temporary Register Content by Addition	
AADD TAx, TAy	mar(TAy + TAx)	
AADD P8, TAx	mar(TAx + P8)	
AADD: Modify Data Stack Pointer (SP)	Modify Data Stack Pointer	
AADD K8, SP	SP = SP + K8	
AADD: Modify Extended Auxiliary Register Content by Addition	Modify Extended Auxiliary Register Content by Addition	
AADD XACsrc, XACdst for DAG_X	mar(XACdst + XACsrc) for DAG_X	
AADD XACsrc, XACdst for DAG_Y	mar(XACdst + XACsrc) for DAG_Y	
ABDST: Absolute Distance	Absolute Distance	
ABDST Xmem, Ymem, ACx, ACy	abdst(Xmem, Ymem, ACx, ACy)	
ABS: Absolute Value	Absolute Value	
ABS [src,] dst	dst =  src	
ADD: Addition	Addition	
ADD [src,] dst	dst = dst + src	
ADD k4, dst	dst = dst + k4	
ADD K16, [src,] dst	dst = src + K16	
ADD Smem, [src,] dst	dst = src + Smem	
ADD ACx << Tx, ACy	$ACy = ACy + (ACx \ll Tx)$	
ADD ACx << #SHIFTW, ACy	ACy = ACy + (ACx << #SHIFTW)	

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
ADD K16 << #16, [ACx,] ACy	ACy = ACx + (K16 << #16)
ADD K16 << #SHFT, [ACx,] ACy	$ACy = ACx + (K16 \ll \#SHFT)$
ADD Smem << Tx, [ACx,] ACy	ACy = ACx + (Smem << Tx)
ADD Smem << #16, [ACx,] ACy	ACy = ACx + (Smem << #16)
ADD [uns(]Smem[)], CARRY, [ACx,] ACy	ACy = ACx + uns(Smem) + CARRY
ADD [uns(]Smem[)], [ACx,] ACy	ACy = ACx + uns(Smem)
ADD [uns(]Smem[)] << #SHIFTW, [ACx,] ACy	ACy = ACx + (uns(Smem) << #SHIFTW)
ADD dbl(Lmem), [ACx,] ACy	ACy = ACx + dbl(Lmem)
ADD Xmem, Ymem, ACx	ACx = (Xmem << #16) + (Ymem << #16)
ADD K16, Smem	Smem = Smem + K16
ADD: Dual 16-Bit Additions	Dual 16-Bit Additions
ADD dual(Lmem), [ACx,] ACy	HI(ACy) = HI(Lmem) + HI(ACx), LO(ACy) = LO(Lmem) + LO(ACx)
ADD dual(Lmem), Tx, ACx	HI(ACx) = HI(Lmem) + Tx, LO(ACx) = LO(Lmem) + Tx
ADD::MOV: Addition with Parallel Store Accumulator Content to Memory	Addition with Parallel Store Accumulator Content to Memory
ADD Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem	ACy = ACx + (Xmem << #16), Ymem = HI(ACy << T2)
ADDSUB: Dual 16-Bit Addition and Subtraction	Dual 16-Bit Addition and Subtraction
ADDSUB Tx, Smem, ACx	HI(ACx) = Smem + Tx, LO(ACx) = Smem - Tx

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
ADDSUB Tx, dual(Lmem), ACx	HI(ACx) = HI(Lmem) + Tx, LO(ACx) = LO(Lmem) - Tx
ADDSUBCC: Addition or Subtraction Conditionally	Addition or Subtraction Conditionally
ADDSUBCC Smem, ACx, TCx, ACy	ACy = adsc(Smem, ACx, TCx)
ADDSUBCC: Addition, Subtraction, or Move Accumulator Content Conditionally	Addition, Subtraction, or Move Accumulator Content Conditionally
ADDSUBCC Smem, ACx, TC1, TC2, ACy	ACy = adsc(Smem, ACx, TC1, TC2)
ADDSUB2CC: Addition or Subtraction Conditionally with Shift	Addition or Subtraction Conditionally with Shift
ADDSUB2CC Smem, ACx, Tx, TC1, TC2, ACy	ACy = ads2c(Smem, ACx, Tx, TC1, TC2)
ADDV: Addition with Absolute Value	Addition with Absolute Value
ADD[R]V [ACx,] ACy	$ACy = \frac{rnd(ACy +  ACx )}{rnd(ACy +  ACx )}$
AMAR: Modify Auxiliary Register Content	Modify Auxiliary Register Content
AMAR Smem	mar(Smem)
AMAR: Modify Extended Auxiliary Register Content	Modify Extended Auxiliary Register Content
AMAR Smem, XAdst	XAdst = mar(Smem)
AMOV XACsrc, XACdst for DAG_X	mar(XACdst = XACsrc) for DAG_X
AMOV XACsrc, XACdst for DAG_Y	mar(XACdst = XACsrc) for DAG_Y
AMAR: Parallel Modify Auxiliary Register Contents	Parallel Modify Auxiliary Register Contents
AMAR Xmem, Ymem, Cmem	mar(Xmem), mar(Ymem), mar(coef(Cmem))

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
AMAR::MAC: Modify Auxiliary Register Content with Parallel Multiply and Accumulate	Modify Auxiliary Register Content with Parallel Multiply and Accumulate
AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	mar(Xmem), ACx = M40(rnd(ACx + (uns(Ymem) * uns(coef(Cmem)))))
AMAR Xmem :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx >> #16	mar(Xmem), ACx = M40(rnd((ACx >> #16) + (uns(Ymem) * uns(coef(Cmem)))))
AMAR::MAS: Modify Auxiliary Register Content with Parallel Multiply and Subtract	Modify Auxiliary Register Content with Parallel Multiply and Subtract
AMAR Xmem :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	mar(Xmem), ACx = M40(rnd(ACx - (uns(Ymem) * uns(coef(Cmem)))))
AMAR::MPY: Modify Auxiliary Register Content with Parallel Multiply	Modify Auxiliary Register Content with Parallel Multiply
AMAR Xmem :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACx	mar(Xmem), ACx = M40(rnd(uns(Ymem) * uns(coef(Cmem))))
AMOV: Load Extended Auxiliary Register with Immediate Value	Load Extended Auxiliary Register with Immediate Value
AMOV k23, XAdst	XAdst = k23
AMOV: Modify Auxiliary or Temporary Register Content	Modify Auxiliary or Temporary Register Content
AMOV TAx, TAy	mar(TAy = TAx)
AMOV P8, TAx	mar(TAx = P8)
AMOV D16, TAx	mar(TAx = D16)

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
AND: Bitwise AND	Bitwise AND
AND src, dst	dst = dst & src
AND k8, src, dst	dst = src & k8
AND k16, src, dst	dst = src & k16
AND Smem, src, dst	dst = src & Smem
AND ACx << #SHIFTW[, ACy]	ACy = ACy & (ACx <<< #SHIFTW)
AND k16 << #16, [ACx,] ACy	ACy = ACx & (k16 <<< #16)
AND k16 << #SHFT, [ACx,] ACy	ACy = ACx & (k16 <<< #SHFT)
AND k16, Smem	Smem = Smem & k16
ASUB: Modify Auxiliary or Temporary Register Content by Subtraction	Modify Auxiliary or Temporary Register Content by Subtraction
ASUB TAx, TAy	mar(TAy – TAx)
ASUB P8, TAx	mar(TAx – P8)
ASUB: Modify Extended Auxiliary Register Content by Subtraction	Modify Extended Auxiliary Register Content by Subtraction
ASUB XACsrc, XACdst for DAG_X	mar(XACdst - XACsrc) for DAG_X
ASUB XACsrc, XACdst for DAG_Y	mar(XACdst – XACsrc) for DAG_Y
B: Branch Unconditionally	Branch Unconditionally
В АСх	goto ACx
B L7	goto L7
B L16	goto L16
B P24	goto P24

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
BAND: Bitwise AND Memory with Immediate Value and Compare to Zero	Bitwise AND Memory with Immediate Value and Compare to Zero
BAND Smem, k16, TCx	TCx = Smem & k16
BCC: Branch Conditionally	Branch Conditionally
BCC I4, cond	if (cond) goto I4
BCC L8, cond	if (cond) goto L8
BCC L16, cond	if (cond) goto L16
BCC P24, cond	if (cond) goto P24
BCC: Branch on Auxiliary Register Not Zero	Branch on Auxiliary Register Not Zero
BCC L16, ARn_mod != #0	if (ARn_mod != #0) goto L16
BCC: Compare and Branch	Compare and Branch
BCC[U] L8, src RELOP K8	compare (uns(src RELOP K8)) goto L8
BCLR: Clear Accumulator, Auxiliary, or Temporary Register Bit	Clear Accumulator, Auxiliary, or Temporary Register Bit
BCLR Baddr, src	bit(src, Baddr) = #0
BCLR: Clear Memory Bit	Clear Memory Bit
BCLR src, Smem	bit(Smem, src) = #0
BCLR: Clear Status Register Bit	Clear Status Register Bit
BCLR k4, STx_55	bit(STx, k4) = #0
BCLR f-name	

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
BCNT: Count Accumulator Bits	Count Accumulator Bits
BCNT ACx, ACy, TCx, Tx	Tx = count(ACx, ACy, TCx)
BFXPA: Expand Accumulator Bit Field	Expand Accumulator Bit Field
BFXPA k16, ACx, dst	dst = field_expand(ACx, k16)
BFXTR: Extract Accumulator Bit Field	Extract Accumulator Bit Field
BFXTR k16, ACx, dst	dst = field_extract(ACx, k16)
BNOT: Complement Accumulator, Auxiliary, or Temporary Register Bit	Complement Accumulator, Auxiliary, or Temporary Register Bit
BNOT Baddr, src	cbit(src, Baddr)
BNOT: Complement Memory Bit	Complement Memory Bit
BNOT src, Smem	cbit(Smem, src)
BSET: Set Accumulator, Auxiliary, or Temporary Register Bit	Set Accumulator, Auxiliary, or Temporary Register Bit
BSET Baddr, src	bit(src, Baddr) = #1
BSET: Set Memory Bit	Set Memory Bit
BSET src, Smem	bit(Smem, src) = #1
BSET: Set Status Register Bit	Set Status Register Bit
BSET k4, STx_55	bit(STx, k4) = #1
BSET f-name	

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
BTST: Test Accumulator, Auxiliary, or Temporary Register Bit	Test Accumulator, Auxiliary, or Temporary Register Bit
BTST Baddr, src, TCx	TCx = bit(src, Baddr)
BTST: Test Memory Bit	Test Memory Bit
BTST src, Smem, TCx	TCx = bit(Smem, src)
BTST k4, Smem, TCx	TCx = bit(Smem, k4)
BTSTCLR: Test and Clear Memory Bit	Test and Clear Memory Bit
BTSTCLR k4, Smem, TCx	TCx = bit(Smem, k4), bit(Smem, k4) = #0
BTSTNOT: Test and Complement Memory Bit	Test and Complement Memory Bit
BTSTNOT k4, Smem, TCx	TCx = bit(Smem, k4), cbit(Smem, k4)
BTSTP: Test Accumulator, Auxiliary, or Temporary Register Bit Pair	Test Accumulator, Auxiliary, or Temporary Register Bit Pair
BTSTP Baddr, src	bit(src, pair(Baddr))
BTSTSET: Test and Set Memory Bit	Test and Set Memory Bit
BTSTSET k4, Smem, TCx	TCx = bit(Smem, k4), bit(Smem, k4) = #1
CALL: Call Unconditionally	Call Unconditionally
CALL ACx	call ACx
CALL L16	call L16
CALL P24	call P24

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
CALLCC: Call Conditionally	Call Conditionally
CALLCC L16, cond	if (cond) call L16
CALLCC P24, cond	if (cond) call P24
CMP: Compare Memory with Immediate Value	Compare Memory with Immediate Value
CMP Smem == K16, TCx	TCx = (Smem == K16)
CMP: Compare Accumulator, Auxiliary, or Temporary Register Content	Compare Accumulator, Auxiliary, or Temporary Register Content
CMP[U] src RELOP dst, TCx	TCx = uns(src RELOP dst)
CMPAND: Compare Accumulator, Auxiliary, or Temporary Register Content with AND	Compare Accumulator, Auxiliary, or Temporary Register Content with AND
CMPAND[U] src RELOP dst, TCy, TCx	TCx = TCy & uns(src RELOP dst)
CMPAND[U] src RELOP dst, !TCy, TCx	TCx = !TCy & uns(src RELOP dst)
CMPOR: Compare Accumulator, Auxiliary, or Temporary Register Content with OR	Compare Accumulator, Auxiliary, or Temporary Register Content with OR
CMPOR[U] src RELOP dst, TCy, TCx	TCx = TCy   uns(src RELOP dst)
CMPOR[U] src RELOP dst, !TCy, TCx	TCx = !TCy   uns(src RELOP dst)
.CR: Circular Addressing Qualifier	Circular Addressing Qualifier
<instruction>.CR</instruction>	circular()
DELAY: Memory Delay	Memory Delay
DELAY Smem	delay(Smem)

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
EXP: Compute Exponent of Accumulator Content	Compute Exponent of Accumulator Content
EXP ACx, Tx	Tx = exp(ACx)
FIRSADD: Finite Impulse Response Filter, Symmetrical	Finite Impulse Response Filter, Symmetrical
FIRSADD Xmem, Ymem, Cmem, ACx, ACy	firs(Xmem, Ymem, coef(Cmem), ACx, ACy)
FIRSSUB: Finite Impulse Response Filter, Antisymmetrical	Finite Impulse Response Filter, Antisymmetrical
FIRSSUB Xmem, Ymem, Cmem, ACx, ACy	firsn(Xmem, Ymem, coef(Cmem), ACx, ACy)
IDLE	Idle
IDLE	idle
INTR: Software Interrupt	Software Interrupt
INTR k5	intr(k5)
.LK: Lock Access Qualifier	Lock Access Qualifier
.LK	lock()
LMS: Least Mean Square	Least Mean Square (LMS)
LMS Xmem, Ymem, ACx, ACy	Ims(Xmem, Ymem, ACx, ACy)
LMSF Xmem, Ymem, ACx, ACy	Imsf(Xmem, Ymem, ACx, ACy)
.LR: Linear Addressing Qualifier	Linear Addressing Qualifier
<instruction>.LR</instruction>	linear()

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MAC: Multiply and Accumulate	Multiply and Accumulate (MAC)
MAC[R] ACx, Tx, ACy[, ACy]	$ACy = \frac{rnd(ACy + (ACx * Tx))}{rnd(ACy + (ACx * Tx))}$
MAC[R] ACy, Tx, ACx, ACy	$ACy = \frac{rnd}{(ACy * Tx) + ACx)}$
MAC[R] Smem, uns(Cmem), ACx	ACx = rnd(ACx + (Smem * uns(coef(Cmem))))
MACK[R] Tx, K8, [ACx,] ACy	ACy = rnd(ACx + (Tx * K8))
MACK[R] Tx, K16, [ACx,] ACy	$ACy = \frac{rnd(ACx + (Tx * K16))}{rnd(ACx + (Tx * K16))}$
MACM[R] [T3 = ]Smem, Cmem, ACx	ACx = rnd(ACx + (Smem * coef(Cmem)))[, T3 = Smem]
MACM[R] [T3 = ]Smem, [ACx,] ACy	ACy = rnd(ACy + (Smem * ACx))[, T3 = Smem]
MACM[R] [T3 = ]Smem, Tx, [ACx,] ACy	ACy = rnd(ACx + (Tx * Smem))[, T3 = Smem]
MACMK[R] [T3 = ]Smem, K8, [ACx,] ACy	$ACy = \frac{\text{rnd}(ACx + (Smem * K8))[, T3 = Smem]}{}$
MACM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	ACy = M40(rnd(ACx + (uns(Xmem) * uns(Ymem))))[, T3 = Xmem]
MACM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx >> #16 [, ACy]	ACy = M40(rnd((ACx >> #16) + (uns(Xmem) * uns(Ymem)))) [, T3 = Xmem]
MACMZ: Multiply and Accumulate with Parallel Delay	Multiply and Accumulate with Parallel Delay
MACM[R]Z [T3 = ]Smem, Cmem, ACx	ACx = rnd(ACx + (Smem * coef(Cmem)))[, T3 = Smem], delay(Smem)
MAC::MAC: Parallel Multiply and Accumulates	Parallel Multiply and Accumulates
MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	$ ACx = \frac{M40(rnd(ACx + (uns(Xmem) * uns(coef(Cmem)))))}{ACy = \frac{M40(rnd(ACy + (uns(Ymem) * uns(coef(Cmem)))))}{ACy + \frac{M40(rnd(ACy + (uns(Ymem) * uns(coef(Cmem)))))}{ACy + \frac{M40(rnd(ACy + (uns(Xmem) * uns(coef(Cmem))))}{ACy + M40(rnd(ACy + $
MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	ACx = M40(rnd((ACx >> #16) + (uns(Xmem) * uns(coef(Cmem)))) ACy = M4(rnd(ACy + (uns(Ymem) * uns(coef(Cmem)))))
MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx >> #16 :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	$ACx = \frac{M40(\text{rnd}((ACx >> #16) + (uns(Xmem) * uns(coef(Cmem))))}{ACy = \frac{M40(\text{rnd}((ACy >> #16) + (uns(Ymem) * uns(coef(Cmem))))}{ACy = \frac{M40(\text{rnd}((ACy >> #16) + (uns(Cmem) * uns(coef(Cmem))))$

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd(ACy + (uns(Smem) * uns(HI(coef(Cmem)))))), ACx = M40(rnd(ACx + (uns(Smem) * uns(LO(coef(Cmem))))))
MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx>>#16	$ ACy = \frac{M40(rnd(ACy + (uns(Smem) * uns(HI(coef(Cmem))))))}{ACx = \frac{M40(rnd((ACx>>#16) + (uns(Smem) * uns(LO(coef(Cmem))))))} $
MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy>>#16 :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx>>#16	ACy = M40(rnd((ACy>>#16) + (uns(Smem) * uns(HI(coef(Cmem)))))), ACx = M40(rnd((ACx>>#16) + (uns(Smem) * uns(LO(coef(Cmem))))))
MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	$ ACy = \frac{M40(rnd(ACy + (uns(HI(Lmem)) * uns(HI(coef(Cmem))))))}{ACx = \frac{M40(rnd(ACx + (uns(LO(Lmem)) * uns(LO(coef(Cmem))))))}{MCx = \frac{M40(rnd(ACx + (uns(LO(Lmem))) * uns(LO(coef(Cmem))))))}{MCx = \frac{M40(NCx + (uns(LO(Lmem))) * Uns(LO(Coef(Cmem))))))}{MCx = \frac{M40(NCx + (uns(LO(Lmem))) * Uns(LO(Coef(Cmem))))))}{MCx = \frac{M40(NCx + (Uns(LO(Lmem))) * Uns(LO(Coef(Cmem))))))}{MCx = \frac{M40(Coef(Cmem)) * M10(Coef(Cmem)))}{M10(Coef(Cmem))} $
MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx>>#16	$ ACy = \frac{M40(rnd(ACy + (uns(HI(Lmem)) * uns(HI(coef(Cmem))))))}{ACx = \frac{M40(rnd((ACx)) + (uns(LO(Lmem)) * uns(LO(coef(Cmem))))))}{uns(LO(coef(Cmem)))))} $
MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy>>#16 :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx>>#16	ACy = M40(rnd((ACy>>#16) + (uns(HI(Lmem)) * uns(HI(coef(Cmem)))))), ACx = M40(rnd((ACx>>#16) + (uns(LO(Lmem)) * uns(LO(coef(Cmem))))))
MAC[R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy, :: MAC[R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd(ACy + uns(Ymem) * uns(HI(coef(Cmem))))), ACx = M40(rnd(ACx + uns(Xmem) * uns(LO(coef(Cmem)))))
MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy, :: MAC[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx >> #16	$ ACy = \frac{M40(rnd(ACy + (uns(Ymem) * uns(HI(coef(Cmem))))))}{ACx = \frac{M40(rnd((ACx >> #16) + (uns(Xmem) * uns(LO(coef(Cmem))))))}{} $
MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy >> #16, :: MAC[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx >> #16	ACy = M40(rnd((ACy >> #16) + (uns(Ymem) * uns(HI(coef(Cmem)))))), ACx = M40(rnd((ACx >> #16) + (uns(Xmem) * uns(LO(coef(Cmem))))))

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MAC::MAS: Multiply and Accumulate with Parallel Multiply and Subtract	Multiply and Accumulate with Parallel Multiply and Subtract
MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	$ ACy = \frac{M40(rnd(ACy + (uns(Smem) * uns(HI(coef(Cmem))))))}{ACx} \\ = \frac{M40(rnd(ACx - (uns(Smem) * uns(LO(coef(Cmem))))))}{M40(rnd(ACx - (uns(Smem) * uns(LO(coef(Cmem))))))} $
MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy>>#16 :: MAS[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd((ACy>>#16) + (uns(Smem) * uns(HI(coef(Cmem)))))), ACx = M40(rnd(ACx - (uns(Smem) * uns(LO(coef(Cmem))))))
MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	$ \begin{aligned} &ACy = \frac{M40(rnd(ACy + (uns(HI(Lmem)) * uns(HI(coef(Cmem))))))}{ACx = \frac{M40(rnd(ACx - (uns(LO(Lmem)) * uns(LO(coef(Cmem))))))}{MCx = \frac{M40(rnd(ACx - (uns(LO(Lmem))) * uns(LO(coef(Cmem))))))}{MCx = \frac{M40(rnd(ACx - (uns(LO(Lmem))) * uns(LO(coef(Cmem))))))}{MCx = \frac{M40(rnd(ACx - (uns(LO(Lmem))) * uns(LO(coef(Cmem))))))}{MCx = M40(lnd(ACx - (lnd(Log(\mathsf{L$
MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy>>#16 :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd((ACy>>#16) + (uns(HI(Lmem)) * uns(HI(coef(Cmem)))))), ACx = M40(rnd(ACx - (uns(LO(Lmem)) * uns(LO(coef(Cmem))))))
MAC[R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy, :: MAS[R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd(ACy + uns(Ymem) * uns(HI(coef(Cmem))))), ACx = M40(rnd(ACx - uns(Xmem) * uns(LO(coef(Cmem)))))
MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy >> #16, :: MAS[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx	$ ACy = \frac{M40(rnd((ACy >> #16) + (uns(Ymem) * uns(HI(coef(Cmem))))))}{uns(HI(coef(Cmem))))))}, $ $ ACx = \frac{M40(rnd(ACx - (uns(Xmem) * uns(LO(coef(Cmem))))))}{uns(LO(coef(Cmem)))))} $
MAC::MPY: Multiply and Accumulate with Parallel Multiply	Multiply and Accumulate with Parallel Multiply
MAC[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	ACx = M40(rnd(ACx + (uns(Xmem) * uns(coef(Cmem))))), ACy = M40(rnd(uns(Ymem) * uns(coef(Cmem))))
MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	$ ACy = \frac{M40(rnd(ACy + (uns(Smem) * uns(HI(coef(Cmem))))))}{ACx = \frac{M40(rnd(uns(Smem) * uns(LO(coef(Cmem)))))}{ACx} $
MAC[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy>>#16 :: MPY[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd((ACy>>#16) + (uns(Smem) * uns(HI(coef(Cmem)))))), ACx = M40(rnd(uns(Smem) * uns(LO(coef(Cmem)))))
MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	$ ACy = \frac{M40(rnd(ACy + (uns(HI(Lmem)) * uns(HI(coef(Cmem))))))}{ACx = \frac{M40(rnd(uns(LO(Lmem)) * uns(LO(coef(Cmem)))))}{ACx = \frac{M40(rnd(uns(LO(Lmem)) * uns(LO(coef(Cmem)))))}{ACx = \frac{M40(rnd(ACy + (uns(HI(Lmem)) * uns(HI(coef(Cmem)))))}{ACx = \frac{M40(rnd(uns(LO(Lmem)) * uns(HI(coef(Cmem))))}{ACx = \frac{M40(rnd(uns(LO(Lmem)) * uns(HI(coef(Cmem))))}{ACx = \frac{M40(rnd(uns(LO(Lmem)) * uns(HI(coef(Cmem))))}{ACx = \frac{M40(rnd(uns(LO(Lmem)) * uns(HI(coef(Cmem))))}{ACx = \frac{M40(rnd(uns(LO(Lmem)) * uns(HI(coef(Cmem)))))}{ACx = \frac{M40(rnd(uns(LO(Lmem)) * uns(HI(coef(Cmem))))}{ACx = M40(rnd(uns(Lo(Lung(Uns(Lo(Lung(Uns(Uns(Uns(Uns(Uns(Uns(Uns(Uns(Uns(Uns$

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MAC[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy>>#16 :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd((ACy>>#16) + (uns(HI(Lmem)) * uns(HI(coef(Cmem)))))), ACx = M40(rnd(uns(LO(Lmem)) * uns(LO(coef(Cmem)))))
MAC[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy >> #16, :: MPY[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd((ACy >> #16) + (uns(Ymem) * uns(HI(coef(Cmem)))))), ACx = M40(rnd(uns(Xmem) * uns(LO(coef(Cmem)))))
MACM::MOV: Multiply and Accumulate with Parallel Load Accumulator from Memory	Multiply and Accumulate with Parallel Load Accumulator from Memory
MACM[R] [T3 = ]Xmem, Tx, ACx :: MOV Ymem << #16, ACy	ACx = rnd(ACx + (Tx * Xmem)), ACy = Ymem << #16 [,T3 = Xmem]
MACM::MOV: Multiply and Accumulate with Parallel Store Accumulator Content to Memory	Multiply and Accumulate with Parallel Store Accumulator Content to Memory
MACM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	ACy = rnd(ACy + (Tx * Xmem)), Ymem = HI(ACx << T2) [,T3 = Xmem]
MANT::NEXP: Compute Mantissa and Exponent of Accumulator Content	Compute Mantissa and Exponent of Accumulator Content
MANT ACx, ACy :: NEXP ACx, Tx	ACy = mant(ACx), Tx = -exp(ACx)
MAS: Multiply and Subtract	Multiply and Subtract
MAS[R] Tx, [ACx,] ACy	$ACy = \frac{rnd(ACy - (ACx * Tx))}{rnd(ACy - (ACx * Tx))}$
MAS[R] Smem, uns(Cmem), ACx	ACx = rnd(ACx - (Smem * uns(coef(Cmem))))
MASM[R] [T3 = ]Smem, Cmem, ACx	ACx = rnd(ACx - (Smem * coef(Cmem)))[, T3 = Smem]
MASM[R] [T3 = ]Smem, [ACx,] ACy	ACy = rnd(ACy - (Smem * ACx))[, T3 = Smem]
MASM[R] [T3 = ]Smem, Tx, [ACx,] ACy	ACy = rnd(ACx - (Tx * Smem))[, T3 = Smem]

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MASM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], [ACx,] ACy	ACy = M40(rnd(ACx - (uns(Xmem) * uns(Ymem))))[, T3 = Xmem]
MAS::MAC: Multiply and Subtract with Parallel Multiply and Accumulate	Multiply and Subtract with Parallel Multiply and Accumulate
MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	$ ACx = \frac{M40(rnd(ACx - (uns(Xmem) * uns(coef(Cmem)))))}{ACy = \frac{M40(rnd(ACy + (uns(Ymem) * uns(coef(Cmem)))))}{ACy + \frac{M40(rnd(ACy + (uns(Ymem) * uns(coef(Cmem)))))}{ACy + \frac{M40(rnd(ACy + (uns(Xmem) * uns(coef(Cmem))))}{ACy + M40(rnd(ACy + $
MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	$ ACx = \frac{M40(rnd(ACx - (uns(Xmem) * uns(coef(Cmem)))))}{ACy}, $ $ ACy = \frac{M40(rnd((ACy >> #16) + (uns(Ymem) * uns(coef(Cmem))))}{ACy} $
MAS[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	$ ACy = \frac{M40(rnd(ACy - (uns(Smem) * uns(HI(coef(Cmem))))))}{ACx = \frac{M40(rnd(ACx + (uns(Smem) * uns(LO(coef(Cmem))))))}{ACx + \frac{M40(rnd(ACx + (uns(Smem) * uns(LO(coef(Cmem))))))}{ACx + \frac{M40(rnd(ACx + (uns(Smem) * uns(HI(coef(Cmem))))))}{ACx + M40(rnd(ACx + (uns(Uns(Uns(Uns(Uns(Uns(Uns(Uns(Uns(Uns(U$
MAS[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	$ ACy = \frac{M40(rnd(ACy - (uns(HI(Lmem)) * uns(HI(coef(Cmem))))))}{ACx} + \frac{M40(rnd(ACx + (uns(LO(Lmem)) * uns(LO(coef(Cmem))))))}{ACx} $
MAS::MAS: Parallel Multiply and Subtracts	Parallel Multiply and Subtracts
MAS[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAS[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	$ ACx = \frac{M40(rnd(ACx - (uns(Xmem) * uns(coef(Cmem)))))}{ACy = \frac{M40(rnd(ACy - (uns(Ymem) * uns(coef(Cmem)))))}{ACy = \frac{M40(rnd(ACy - (uns(Ymem) * uns(coef(Cmem)))))}{ACy = \frac{M40(rnd(ACy - (uns(Xmem) * uns(coef(Cmem)))))}{ACy = \frac{M40(rnd(ACy - (uns(Ymem) * uns(coef(Cmem))))}{ACy = \frac{M40(rnd(ACy - (uns(Cmem) * uns(coef(Cmem)))}{ACy = M40(rnd(ACy - (uns(C$
MAS[ <mark>R][40] [uns(]</mark> Smem[)], [uns(]HI(Cmem)[)], ACy :: MAS[ <u>R][40] [uns(]</u> Smem[)], [uns(]LO(Cmem)[)], ACx	$ ACy = \frac{M40(rnd(ACy - (uns(Smem) * uns(HI(coef(Cmem))))))}{ACx = \frac{M40(rnd(ACx - (uns(Smem) * uns(LO(coef(Cmem))))))}{ACx + \frac{M40(rnd(ACx - (uns(Smem) * uns(LO(coef(Cmem))))))}{ACx + \frac{M40(rnd(ACx - (uns(Smem) * uns(HI(coef(Cmem))))))}{ACx + M40(rnd(ACx - (uns(Uns(Uns(Uns(Uns(Uns(Uns(Uns(Uns(Uns(U$
MAS[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	$ ACy = \frac{M40(rnd(ACy - (uns(HI(Lmem)) * uns(HI(coef(Cmem))))))}{ACx = \frac{M40(rnd(ACx - (uns(LO(Lmem)) * uns(LO(coef(Cmem))))))}{ACx = \frac{M40(rnd(ACx - (uns(LO(Lmem)) * uns(LO(coef(Cmem)))))}{ACx = \frac{M40(rnd(ACx - (uns(LO(Lmem)) * uns(LO(coef(Cmem)))))}{ACx = \frac{M40(rnd(ACx - (uns(LO(Lmem)) * uns(LO(coef(Cmem))))))}{ACx = \frac{M40(rnd(ACx - (uns(Lo(Lmem)) * uns(Lo(Lmem)) * uns(Lo(Lmem))))}{ACx = \frac{M40(rnd(ACx - (uns(Lo(Lmem)) * uns(Lo(Lmem)) * uns(Lo(Lmem))))}{ACx = \frac{M40(rnd(ACx - (uns(Lo(Lmem)) * uns(Lo(Lmem)) * uns(Lo(Lmem)))}{ACx = \frac{M40(rnd(ACx - (uns(Lo(Lmem)) * uns(Lo(Lmem)) * uns(Lo(Lmem))))}{ACx = \frac{M40(rnd(ACx - (uns(Lo(Lmem)) * uns(Lo(Lmem)) * uns(Lo(Lmem)))}{ACx = \frac{M40(rnd(ACx - (uns(Lo(Lmem)) * uns(Lo(Lmem)) * uns(Lo(Lmem)))}{ACx = \frac{M40(rnd(ACx - (uns(Lo(Lmem)) * uns(Lo(Lmem)))}{ACx = M40(rnd(ACx - (uns(Lo(Lmem)) * uns(Lo(Lmem$
MAS[R][40] [uns(]HI(Ymem)[)], [uns(]HI(Cmem)[)], ACy, :: MAS[R][40] [uns(]LO(Xmem)[)], [uns(]LO(Cmem)[)], ACx	$ ACy = \frac{M40(rnd(ACy - (uns(Ymem) * uns(HI(coef(Cmem))))))}{ACx}, \\ ACx = \frac{M40(rnd(ACx - (uns(Xmem) * uns(LO(coef(Cmem))))))}{ACx}, \\ ACx = \frac{M40(rnd(ACx - (uns(Xmem) * uns(LO(coef(Cmem)))))}{ACx}, \\ ACx = \frac{M40(rnd(ACx - (uns(Xmem) * uns(LO(coef(Cmem)))))}{ACx}, \\ ACx = \frac{M40(rnd(ACx - (uns(Xmem) * uns(LO(coef(Cmem)))))}{ACx}, \\ ACx = \frac{M40(rnd(ACx - (uns(Xmem) * uns(LO(coef(Cmem))))}{ACx}, \\ ACx = \frac{M40(rnd(ACx - (uns(Xmem) * uns(LO(coef(Cmem))))}$
MAS::MPY: Multiply and Subtract with Parallel Multiply	Multiply and Subtract with Parallel Multiply
MAS[ <mark>R][40] [uns(]</mark> Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	$ \begin{aligned} &ACx = \frac{M40(rnd(ACx - (uns(Xmem) * uns(coef(Cmem)))))}{ACy = \frac{M40(rnd(uns(Ymem) * uns(coef(Cmem))))}{} \end{aligned} $
MAS[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd(ACy - (uns(Smem) * uns(HI(coef(Cmem)))))), ACx = M40(rnd(uns(Smem) * uns(LO(coef(Cmem)))))

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MAS[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd(ACy - (uns(HI(Lmem)) * uns(HI(coef(Cmem)))))), ACx = M40(rnd(uns(LO(Lmem)) * uns(LO(coef(Cmem)))))
MASM::MOV: Multiply and Subtract with Parallel Load Accumulator from Memory	Multiply and Subtract with Parallel Load Accumulator from Memory
MASM[R] [T3 = ]Xmem, Tx, ACx :: MOV Ymem << #16, ACy	$ACx = \frac{\text{rnd}(ACx - (Tx * Xmem))}{ACy},$ $ACy = \frac{\text{Ymem}}{\text{Ymem}}$
MASM::MOV: Multiply and Subtract with Parallel Store Accumulator Content to Memory	Multiply and Subtract with Parallel Store Accumulator Contento Memory
MASM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	$ACy = \frac{\text{rnd}(ACy - (Tx * Xmem))}{\text{Ymem}},$ $Ymem = HI(ACx << T2) [,T3 = Xmem]$
MAX: Compare Accumulator, Auxiliary, or Temporary Register Content Maximum	Compare Accumulator, Auxiliary, or Temporary Register Content Maximum
MAX [src,] dst	dst = max(src, dst)
MAXDIFF: Compare and Select Accumulator Content Maximum	Compare and Select Accumulator Content Maximum
MAXDIFF ACx, ACy, ACz, ACw	max_diff(ACx, ACy, ACz, ACw)
DMAXDIFF ACx, ACy, ACz, ACw, TRNx	max_diff_dbl(ACx, ACy, ACz, ACw, TRNx)
MIN: Compare Accumulator, Auxiliary, or Temporary Register Content Minimum	Compare Accumulator, Auxiliary, or Temporary Register Content Minimum
MIN [src,] dst	dst = min(src, dst)
MINDIFF: Compare and Select Accumulator Content Minimum	Compare and Select Accumulator Content Minimum
MINDIFF ACx, ACy, ACz, ACw	min_diff(ACx, ACy, ACz, ACw)
DMINDIFF ACx, ACy, ACz, ACw, TRNx	min_diff_dbl(ACx, ACy, ACz, ACw, TRNx)

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
mmap: Memory-Mapped Register Access Qualifier	Memory-Mapped Register Access Qualifier
mmap	mmap()
MOV: Load Accumulator from Memory	Load Accumulator from Memory
MOV [rnd(]Smem << Tx[)], ACx	ACx = rnd(Smem << Tx)
MOV low_byte(Smem) << #SHIFTW, ACx	ACx = low_byte(Smem) << #SHIFTW
MOV high_byte(Smem) << #SHIFTW, ACx	ACx = high_byte(Smem) << #SHIFTW
MOV Smem << #16, ACx	ACx = Smem << #16
MOV [uns(]Smem[)], ACx	ACx = uns(Smem)
MOV [uns(]Smem[)] << #SHIFTW, ACx	ACx = uns(Smem) << #SHIFTW
MOV[40] dbl(Lmem), ACx	$ACx = \frac{M40(dbl(Lmem))}{}$
MOV Xmem, Ymem, ACx	LO(ACx) = Xmem, HI(ACx) = Ymem
MOV: Load Accumulator Pair from Memory	Load Accumulator Pair from Memory
MOV dbl(Lmem), pair(HI(ACx))	pair(HI(ACx)) = Lmem
MOV dbl(Lmem), pair(LO(ACx))	pair(LO(ACx)) = Lmem
MOV: Load Accumulator with Immediate Value	Load Accumulator with Immediate Value
MOV K16 << #16, ACx	ACx = K16 << #16
MOV K16 << #SHFT, ACx	ACx = K16 << #SHFT

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MOV: Load Accumulator, Auxiliary, or Temporary Register from Memory	Load Accumulator, Auxiliary, or Temporary Register from Memory
MOV Smem, dst	dst = Smem
MOV [uns(]high_byte(Smem)[)], dst	dst = uns(high_byte(Smem))
MOV [uns(]low_byte(Smem)[)], dst	dst = uns(low_byte(Smem))
MOV: Load Accumulator, Auxiliary, or Temporary Register with Immediate Value	Load Accumulator, Auxiliary, or Temporary Register with Immediate Value
MOV k4, dst	dst = k4
MOV -k4, dst	dst = -k4
MOV K16, dst	dst = K16
MOV: Load Auxiliary or Temporary Register Pair from Memory	Load Auxiliary or Temporary Register Pair from Memory
MOV dbl(Lmem), pair(TAx)	pair(TAx) = Lmem
MOV: Load CPU Register from Memory	Load CPU Register from Memory
MOV Smem, BK03	BK03 = Smem
MOV Smem, BK47	BK47 = Smem
MOV Smem, BKC	BKC = Smem
MOV Smem, BSA01	BSA01 = Smem
MOV Smem, BSA23	BSA23 = Smem
MOV Smem, BSA45	BSA45 = Smem
MOV Smem, BSA67	BSA67 = Smem
MOV Smem, BSAC	BSAC = Smem
MOV Smem, BRC0	BRC0 = Smem

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MOV Smem, BRC1	BRC1 = Smem
MOV Smem, CDP	CDP = Smem
MOV Smem, CSR	CSR = Smem
MOV Smem, DP	DP = Smem
MOV Smem, DPH	DPH = Smem
MOV Smem, PDP	PDP = Smem
MOV Smem, SP	SP = Smem
MOV Smem, SSP	SSP = Smem
MOV Smem, TRN0	TRN0 = Smem
MOV Smem, TRN1	TRN1 = Smem
MOV dbl(Lmem), RETA	RETA = dbl(Lmem)
MOV: Load CPU Register with Immediate Value	Load CPU Register with Immediate Value
MOV k12, BK03	BK03 = k12
MOV k12, BK47	BK47 = k12
MOV k12, BKC	BKC = k12
MOV k12, BRC0	BRC0 = k12
MOV k12, BRC1	BRC1 = k12
MOV k12, CSR	CSR = k12
MOV k7, DPH	DPH = k7
MOV k9, PDP	PDP = k9
MOV k16, BSA01	BSA01 = k16
MOV k16, BSA23	BSA23 = k16

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MOV k16, BSA45	BSA45 = k16
MOV k16, BSA67	BSA67 = k16
MOV k16, BSAC	BSAC = k16
MOV k16, CDP	CDP = k16
MOV k16, DP	DP = k16
MOV k16, SP	SP = k16
MOV k16, SSP	SSP = k16
MOV: Load Extended Auxiliary Register from Memory	Load Extended Auxiliary Register from Memory
MOV dbl(Lmem), XAdst	XAdst = dbl(Lmem)
MOV: Load Memory with Immediate Value	Load Memory with Immediate Value
MOV K8, Smem	Smem = K8
MOV K16, Smem	Smem = K16
MOV: Move Accumulator Content to Auxiliary or Temporary Register	Move Accumulator Content to Auxiliary or Temporary Register
MOV HI(ACx), TAx	TAx = HI(ACx)
MOV: Move Accumulator, Auxiliary, or Temporary Register Content	Move Accumulator, Auxiliary, or Temporary Register Content
MOV src, dst	dst = src
MOV: Move Auxiliary or Temporary Register Content to Accumulator	Move Auxiliary or Temporary Register Content to Accumulato
MOV TAx, HI(ACx)	HI(ACx) = TAx

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MOV: Move Auxiliary or Temporary Register Content to CPU Register	Move Auxiliary or Temporary Register Content to CPU Register
MOV TAx, BRC0	BRC0 = TAx
MOV TAx, BRC1	BRC1 = TAx
MOV TAx, CDP	CDP = TAx
MOV TAx, CSR	CSR = TAx
MOV TAx, SP	SP = TAx
MOV TAx, SSP	SSP = TAx
MOV: Move CPU Register Content to Auxiliary or Temporary Register	Move CPU Register Content to Auxiliary or Temporary Register
MOV BRC0, TAx	TAx = BRC0
MOV BRC1, TAx	TAx = BRC1
MOV CDP, TAX	TAx = CDP
MOV RPTC, TAX	TAx = RPTC
MOV SP, TAx	TAx = SP
MOV SSP, TAx	TAx = SSP
MOV: Move Extended Auxiliary Register Content	Move Extended Auxiliary Register Content
MOV xsrc, xdst	xdst = xsrc
MOV: Move Memory to Memory	Move Memory to Memory
MOV Cmem, Smem	Smem = coef(Cmem)
MOV Smem, Cmem	coef(Cmem) = Smem
MOV Cmem, dbl(Lmem)	Lmem = dbl(coef(Cmem))

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MOV dbl(Lmem), Cmem	dbl(coef(Cmem)) = Lmem
MOV dbl(Xmem), dbl(Ymem)	dbl(Ymem) = dbl(Xmem)
MOV Xmem, Ymem	Ymem = Xmem
MOV: Store Accumulator Content to Memory	Store Accumulator Content to Memory
MOV HI(ACx), Smem	Smem = HI(ACx)
MOV [rnd(]HI(ACx)[)], Smem	Smem = HI(rnd(ACx))
MOV ACx << Tx, Smem	Smem = LO(ACx << Tx)
MOV [rnd(]HI(ACx << Tx)[)], Smem	Smem = HI(rnd(ACx << Tx))
MOV ACx << #SHIFTW, Smem	Smem = LO(ACx << #SHIFTW)
MOV HI(ACx << #SHIFTW), Smem	Smem = HI(ACx << #SHIFTW)
MOV [rnd(]HI(ACx << #SHIFTW)[)], Smem	Smem = HI(rnd(ACx << #SHIFTW))
MOV [uns(] [rnd(]HI[(saturate](ACx)[)))], Smem	Smem = HI(saturate(uns(rnd(ACx))))
MOV [uns(] [rnd(]HI[(saturate](ACx << Tx)[)))], Smem	Smem = HI(saturate(uns(rnd(ACx << Tx))))
MOV [uns() [rnd()]HI[(saturate](ACx << #SHIFTW)[)))], Smem	Smem = HI(saturate(uns(rnd(ACx << #SHIFTW))))
MOV ACx, dbl(Lmem)	dbl(Lmem) = ACx
MOV [uns(]saturate(ACx)[)], dbl(Lmem)	dbl(Lmem) = saturate(uns(ACx))
MOV ACx >> #1, dual(Lmem)	HI(Lmem) = HI(ACx) >> #1, LO(Lmem) = LO(ACx) >> #1
MOV ACx, Xmem, Ymem	Xmem = LO(ACx), Ymem = HI(ACx)

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MOV: Store Accumulator Pair Content to Memory	Store Accumulator Pair Content to Memory
MOV pair(HI(ACx)), dbl(Lmem)	Lmem = pair(HI(ACx))
MOV pair(LO(ACx)), dbl(Lmem)	Lmem = pair(LO(ACx))
MOV: Store Accumulator, Auxiliary, or Temporary Register Content to Memory	Store Accumulator, Auxiliary, or Temporary Register Content to Memory
MOV src, Smem	Smem = src
MOV src, high_byte(Smem)	high_byte(Smem) = src
MOV src, low_byte(Smem)	low_byte(Smem) = src
MOV: Store Auxiliary or Temporary Register Pair Content to Memory	Store Auxiliary or Temporary Register Pair Content to Memory
MOV pair(TAx), dbl(Lmem)	Lmem = pair(TAx)
MOV: Store CPU Register Content to Memory	Store CPU Register Content to Memory
MOV BK03, Smem	Smem = BK03
MOV BK47, Smem	Smem = BK47
MOV BKC, Smem	Smem = BKC
MOV BSA01, Smem	Smem = BSA01
MOV BSA23, Smem	Smem = BSA23
MOV BSA45, Smem	Smem = BSA45
MOV BSA67, Smem	Smem = BSA67
MOV BSAC, Smem	Smem = BSAC
MOV BRC0, Smem	Smem = BRC0
MOV BRC1, Smem	Smem = BRC1

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MOV CDP, Smem	Smem = CDP
MOV CSR, Smem	Smem = CSR
MOV DP, Smem	Smem = DP
MOV DPH, Smem	Smem = DPH
MOV PDP, Smem	Smem = PDP
MOV SP, Smem	Smem = SP
MOV SSP, Smem	Smem = SSP
MOV TRN0, Smem	Smem = TRN0
MOV TRN1, Smem	Smem = TRN1
MOV RETA, dbl(Lmem)	dbl(Lmem) = RETA
MOV: Store Extended Auxiliary Register Content to Memory	Store Extended Auxiliary Register Content to Memory
MOV XAsrc, dbl(Lmem)	dbl(Lmem) = XAsrc
MOV::MOV: Load Accumulator from Memory with Parallel Store Accumulator Content to Memory	Load Accumulator from Memory with Parallel Store Accumulator Content to Memory
MOV Xmem << #16, ACy :: MOV HI(ACx << T2), Ymem	ACy = Xmem << #16, Ymem = HI(ACx << T2)
MPY: Multiply	Multiply
MPY[R] [ACx,] ACy	$ACy = \frac{rnd}{ACy} * ACx)$
MPY[R] Tx, [ACx,] ACy	$ACy = \frac{rnd(ACx * Tx)}{rnd(ACx * Tx)}$
MPYK[R] K8, [ACx,] ACy	$ACy = \frac{rnd(ACx * K8)}{rnd(ACx * K8)}$
MPYK[R] K16, [ACx,] ACy	$ACy = \frac{rnd(ACx * K16)}{rnd(ACx * K16)}$
MPY[R] Smem, uns(Cmem), ACx	ACx = rnd(Smem * uns(coef(Cmem)))

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MPYM[R] [T3 = ]Smem, Cmem, ACx	ACx = rnd(Smem * coef(Cmem))[, T3 = Smem]
MPYM[R] [T3 = ]Smem, [ACx,] ACy	ACy = rnd(Smem * ACx)[, T3 = Smem]
MPYMK[R] [T3 = ]Smem, K8, ACx	ACx = rnd(Smem * K8)[, T3 = Smem]
MPYM[R][40] [T3 = ][uns(]Xmem[)], [uns(]Ymem[)], ACx	ACx = M40(rnd(uns(Xmem) * uns(Ymem)))[, T3 = Xmem]
MPYM[R][U][T3 = ]Smem, Tx, ACx	ACx = rnd(uns(Tx * Smem))[, T3 = Smem]
MPY::MAC: Multiply with Parallel Multiply and Accumulate	Multiply with Parallel Multiply and Accumulate
MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MAC[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy >> #16	$ \begin{aligned} &ACx = M40(rnd(uns(Xmem)\ ^*\ uns(coef(Cmem)))), \\ &ACy = M40(rnd((ACy >> \#16)\ +\ (uns(Ymem)\ ^*\ uns(coef(Cmem))))) \end{aligned} $
MPY[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd(uns(Smem) * uns(HI(coef(Cmem))))), ACx = M40(rnd(ACx + (uns(Smem) * uns(LO(coef(Cmem))))))
MPY[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAC[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	$ \begin{aligned} &ACy = \frac{M40(rnd(uns(HI(Lmem)) * uns(HI(coef(Cmem)))))}{ACx = \frac{M40(rnd(ACx + (uns(LO(Lmem)) * uns(LO(coef(Cmem))))))}{Uns(LO(coef(Cmem))))))} \end{aligned} $
MPY[R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy, :: MAC[R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd(uns(Ymem) * uns(HI(coef(Cmem))))), ACx = M40(rnd(ACx + uns(Xmem) * uns(LO(coef(Cmem)))))
MPY::MAS: Multiply with Parallel Multiply and Subtract	Multiply with Parallel Multiply and Subtract
MPY[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd(uns(Smem) * uns(HI(coef(Cmem))))), ACx = M40(rnd(ACx - (uns(Smem) * uns(LO(coef(Cmem))))))
MPY[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MAS[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	$\begin{split} &ACy = \frac{M40(rnd(uns(HI(Lmem)) * uns(HI(coef(Cmem)))))}{ACx = \frac{M40(rnd(ACx - (uns(LO(Lmem)) * uns(LO(coef(Cmem))))))}{Not(Lo(Lo(Lmem)) * uns(Lo(Lo(Lmem))))))} \end{split}$
MPY[R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy, :: MAS[R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd(uns(Ymem) * uns(HI(coef(Cmem))))), ACx = M40(rnd(ACx - uns(Xmem) * uns(LO(coef(Cmem)))))

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
MPY::MPY: Parallel Multiplies	Parallel Multiplies
MPY[R][40] [uns(]Xmem[)], [uns(]Cmem[)], ACx :: MPY[R][40] [uns(]Ymem[)], [uns(]Cmem[)], ACy	ACx = M40(rnd(uns(Xmem) * uns(coef(Cmem)))), ACy = M40(rnd(uns(Ymem) * uns(coef(Cmem))))
MPY[R][40] [uns(]Smem[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]Smem[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd(uns(Smem) * uns(HI(coef(Cmem))))), ACx = M40(rnd(uns(Smem) * uns(LO(coef(Cmem)))))
MPY[R][40] [uns(]HI(Lmem)[)], [uns(]HI(Cmem)[)], ACy :: MPY[R][40] [uns(]LO(Lmem)[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd(uns(HI(Lmem)) * uns(HI(coef(Cmem))))), ACx = M40(rnd(uns(LO(Lmem)) * uns(LO(coef(Cmem)))))
MPY[R][40] [uns(]Ymem[)], [uns(]HI(Cmem)[)], ACy, :: MPY[R][40] [uns(]Xmem[)], [uns(]LO(Cmem)[)], ACx	ACy = M40(rnd(uns(Ymem) * uns(HI(coef(Cmem))))), ACx = M40(rnd(uns(Xmem) * uns(LO(coef(Cmem)))))
MPYM::MOV: Multiply with Parallel Store Accumulator Content to Memory	Multiply with Parallel Store Accumulator Content to Memory
MPYM[R] [T3 = ]Xmem, Tx, ACy :: MOV HI(ACx << T2), Ymem	ACy = rnd(Tx * Xmem), Ymem = HI(ACx << T2) [,T3 = Xmem]
NEG: Negate Accumulator, Auxiliary, or Temporary Register Content	Negate Accumulator, Auxiliary, or Temporary Register Content
NEG [src,] dst	dst = -src
NOP: No Operation	No Operation
NOP	nop
NOP_16	nop_16
NOT: Complement Accumulator, Auxiliary, or Temporary Register Content	Complement Accumulator, Auxiliary, or Temporary Register Content

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
OR: Bitwise OR	Bitwise OR
OR src, dst	dst = dst   src
OR k8, src, dst	$dst = src \mid k8$
OR k16, src, dst	dst = src   k16
OR Smem, src, dst	dst = src   Smem
OR ACx << #SHIFTW[, ACy]	$ACy = ACy \mid (ACx <<< \#SHIFTW)$
OR k16 << #16, [ACx,] ACy	$ACy = ACx \mid (k16 <<< #16)$
OR k16 << #SHFT, [ACx,] ACy	ACy = ACx   (k16 <<< #SHFT)
OR k16, Smem	Smem = Smem   k16
POP: Pop Top of Stack	Pop Top of Stack
POP dst1, dst2	dst1, dst2 = pop()
POP dst	dst = pop()
POP dst, Smem	dst, Smem = pop()
POP ACx	ACx = dbl(pop())
POP Smem	Smem = pop()
POP dbl(Lmem)	dbl(Lmem) = pop()
POPBOTH: Pop Accumulator or Extended Auxiliary Register Content from Stack Pointers	Pop Accumulator or Extended Auxiliary Register Content from Stack Pointers
POPBOTH xdst	xdst = popboth()

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
port: Peripheral Port Register Access Qualifiers	Peripheral Port Register Access Qualifiers
port(Smem)	readport()
port(Smem)	writeport()
PSH: Push to Top of Stack	Push to Top of Stack
PSH src1, src2	push(src1, src2)
PSH src	push(src)
PSH src, Smem	push(src, Smem)
PSH ACx	dbl(push(ACx))
PSH Smem	push(Smem)
PSH dbl(Lmem)	push(dbl(Lmem))
PSHBOTH: Push Accumulator or Extended Auxiliary Register Content to Stack Pointers	Push Accumulator or Extended Auxiliary Register Content to Stack Pointers
PSHBOTH xsrc	pshboth(xsrc)
RESET: Software Reset	Software Reset
RESET	reset
RET: Return Unconditionally	Return Unconditionally
RET	return
RETCC: Return Conditionally	Return Conditionally
RETCC cond	if (cond) return

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
RETI: Return from Interrupt	Return from Interrupt
RETI	return_int
ROL: Rotate Left Accumulator, Auxiliary, or Temporary Register Content	Rotate Left Accumulator, Auxiliary, or Temporary Register Content
ROL BitOut, src, BitIn, dst	dst = BitOut \\ src \\ BitIn
ROR: Rotate Right Accumulator, Auxiliary, or Temporary Register Content	Rotate Right Accumulator, Auxiliary, or Temporary Register Content
ROR BitIn, src, BitOut, dst	dst = BitIn // src // BitOut
ROUND: Round Accumulator Content	Round Accumulator Content
ROUND [ACx,] ACy	ACy = rnd(ACx)
RPT: Repeat Single Instruction Unconditionally	Repeat Single Instruction Unconditionally
RPT k8	repeat(k8)
RPT k16	repeat(k16)
RPT CSR	repeat(CSR)
RPTADD: Repeat Single Instruction Unconditionally and Increment CSR	Repeat Single Instruction Unconditionally and Increment CSR
RPTADD CSR, TAX	repeat(CSR), CSR += TAx
RPTADD CSR, k4	repeat(CSR), CSR += k4

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
RPTB: Repeat Block of Instructions Unconditionally	Repeat Block of Instructions Unconditionally
RPTBLOCAL pmad	localrepeat{ }
RPTB pmad	blockrepeat{ }
RPTCC: Repeat Single Instruction Conditionally	Repeat Single Instruction Conditionally
RPTCC k8, cond	while (cond && (RPTC < k8)) repeat
RPTSUB: Repeat Single Instruction Unconditionally and Decrement CSR	Repeat Single Instruction Unconditionally and Decrement CS
RPTSUB CSR, k4	repeat(CSR), CSR -= k4
SAT: Saturate Accumulator Content	Saturate Accumulator Content
SAT[R] [ACx,] ACy	ACy = saturate(rnd(ACx))
SFTCC: Shift Accumulator Content Conditionally	Shift Accumulator Content Conditionally
SFTCC ACx, TCx	ACx = sftc(ACx, TCx)
SFTL: Shift Accumulator Content Logically	Shift Accumulator Content Logically
SFTL ACx, Tx[, ACy]	ACy = ACx <<< Tx
SFTL ACx, #SHIFTW[, ACy]	ACy = ACx <<< #SHIFTW
SFTL: Shift Accumulator, Auxiliary, or Temporary Register Content Logically	Shift Accumulator, Auxiliary, or Temporary Register Content Logically
SFTL dst, #1	dst = dst <<< #1
SFTL dst, #-1	dst = dst >>> #1

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
SFTS: Signed Shift of Accumulator Content	Signed Shift of Accumulator Content
SFTS ACx, Tx[, ACy]	$ACy = ACx \ll Tx$
SFTS ACx, #SHIFTW[, ACy]	ACy = ACx << #SHIFTW
SFTSC ACx, Tx[, ACy]	$ACy = ACx \ll CTx$
SFTSC ACx, #SHIFTW[, ACy]	ACy = ACx < <c #shiftw<="" td=""></c>
SFTS: Signed Shift of Accumulator, Auxiliary, or Temporary Register Content	Signed Shift of Accumulator, Auxiliary, or Temporary Register Content
SFTS dst, #-1	dst = dst >> #1
SFTS dst, #1	dst = dst << #1
SQA: Square and Accumulate	Square and Accumulate
SQA[R] [ACx,] ACy	ACy = rnd(ACy + (ACx * ACx))
SQAM[R] [T3 = ]Smem, [ACx,] ACy	ACy = rnd(ACx + (Smem * Smem))[, T3 = Smem]
SQDST: Square Distance	Square Distance
SQDST Xmem, Ymem, ACx, ACy	sqdst(Xmem, Ymem, ACx, ACy)
SQR: Square	Square
SQR[R] [ACx,] ACy	ACy = rnd(ACx * ACx)
SQRM[R] [T3 = ]Smem, ACx	ACx = rnd(Smem * Smem)[, T3 = Smem]
SQS: Square and Subtract	Square and Subtract
SQS[R] [ACx,] ACy	ACy = rnd(ACy - (ACx * ACx))
SQSM[R] [T3 = ]Smem, [ACx,] ACy	ACy = rnd(ACx - (Smem * Smem))[, T3 = Smem]

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
SUB: Dual 16-Bit Subtractions	Dual 16-Bit Subtractions
SUB dual(Lmem), [ACx,] ACy	HI(ACy) = HI(ACx) - HI(Lmem), LO(ACy) = LO(ACx) - LO(Lmem)
SUB ACx, dual(Lmem), ACy	HI(ACy) = HI(Lmem) - HI(ACx), LO(ACy) = LO(Lmem) - LO(ACx)
SUB dual(Lmem), Tx, ACx	HI(ACx) = Tx - HI(Lmem), LO(ACx) = Tx - LO(Lmem)
SUB Tx, dual(Lmem), ACx	HI(ACx) = HI(Lmem) - Tx, LO(ACx) = LO(Lmem) - Tx
SUB: Subtraction	Subtraction
SUB [src,] dst	dst = dst - src
SUB k4, dst	dst = dst - k4
SUB K16, [src,] dst	dst = src - K16
SUB Smem, [src,] dst	dst = src - Smem
SUB src, Smem, dst	dst = Smem - src
SUB ACx << Tx, ACy	ACy = ACy - (ACx << Tx)
SUB ACx << #SHIFTW, ACy	$ACy = ACy - (ACx \ll \#SHIFTW)$
SUB K16 << #16, [ACx,] ACy	ACy = ACx - (K16 << #16)
SUB K16 << #SHFT, [ACx,] ACy	$ACy = ACx - (K16 \ll \#SHFT)$
SUB Smem << Tx, [ACx,] ACy	ACy = ACx - (Smem << Tx)
SUB Smem << #16, [ACx,] ACy	ACy = ACx - (Smem << #16)
SUB ACx, Smem << #16, ACy	ACy = (Smem << #16) - ACx
SUB [uns(]Smem[)], BORROW, [ACx,] ACy	$ACy = ACx - \frac{uns(Smem)}{-} - BORROW$
SUB [uns(]Smem[)], [ACx,] ACy	$ACy = ACx - \frac{uns(Smem)}{}$

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
SUB [uns(]Smem[)] << #SHIFTW, [ACx,] ACy	ACy = ACx - (uns(Smem) << #SHIFTW)
SUB dbl(Lmem), [ACx,] ACy	ACy = ACx - dbl(Lmem)
SUB ACx, dbl(Lmem), ACy	ACy = dbl(Lmem) - ACx
SUB Xmem, Ymem, ACx	ACx = (Xmem << #16) - (Ymem << #16)
SUB::MOV: Subtraction with Parallel Store Accumulator Content to Memory	Subtraction with Parallel Store Accumulator Content to Memory
SUB Xmem << #16, ACx, ACy :: MOV HI(ACy << T2), Ymem	$ACy = (Xmem \ll #16) - ACx,$ $Ymem = HI(ACy \ll T2)$
SUBADD: Dual 16-Bit Subtraction and Addition	Dual 16-Bit Subtraction and Addition
SUBADD Tx, Smem, ACx	HI(ACx) = Smem - Tx, LO(ACx) = Smem + Tx
SUBADD Tx, dual(Lmem), ACx	HI(ACx) = HI(Lmem) - Tx, LO(ACx) = LO(Lmem) + Tx
SUBC: Subtract Conditionally	Subtract Conditionally
SUBC Smem, [ACx,] ACy	subc(Smem, ACx, ACy)
SWAP: Swap Accumulator Content	Swap Accumulator Content
SWAP ACx, ACy	swap(ACx, ACy)
SWAP: Swap Auxiliary Register Content	Swap Auxiliary Register Content
SWAP ARx, ARy	swap(ARx, ARy)

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax
SWAP: Swap Auxiliary and Temporary Register Content	Swap Auxiliary and Temporary Register Content
SWAP ARx, Tx	swap(ARx, Tx)
SWAP: Swap Temporary Register Content	Swap Temporary Register Content
SWAP Tx, Ty	swap(Tx, Ty)
SWAPP: Swap Accumulator Pair Content	Swap Accumulator Pair Content
SWAPP AC0, AC2	swap(pair(AC0), pair(AC2))
SWAPP: Swap Auxiliary Register Pair Content	Swap Auxiliary Register Pair Content
SWAPP AR0, AR2	swap(pair(AR0), pair(AR2))
SWAPP: Swap Auxiliary and Temporary Register Pair Content	Swap Auxiliary and Temporary Register Pair Content
SWAPP ARx, Tx	swap(pair(ARx), pair(Tx))
SWAPP: Swap Temporary Register Pair Content	Swap Temporary Register Pair Content
SWAPP T0, T2	swap(pair(T0), pair(T2))
SWAP4: Swap Auxiliary and Temporary Register Pairs Content	Swap Auxiliary and Temporary Register Pairs Content
SWAP4 AR4, T0	swap(block(AR4), block(T0))
TRAP: Software Trap	Software Trap
TRAP k5	trap(k5)

Table 7–1. Cross-Reference of Mnemonic and Algebraic Instruction Sets (Continued)

Mnemonic Syntax	Algebraic Syntax	
XCC: Execute Conditionally	Execute Conditionally	
XCC [label, ]cond	if (cond) execute(AD_Unit)	
XCCPART [label, ]cond	if (cond) execute(D_Unit)	
XOR: Bitwise Exclusive OR (XOR)	Bitwise Exclusive OR (XOR)	
XOR src, dst	dst = dst ^ src	
XOR k8, src, dst	dst = src ^ k8	
XOR k16, src, dst	dst = src ^ k16	
XOR Smem, src, dst	dst = src ^ Smem	
XOR ACx << #SHIFTW[, ACy]	ACy = ACy ^ (ACx <<< #SHIFTW)	
XOR k16 << #16, [ACx,] ACy	$ACy = ACx ^ (k16 <<< #16)$	
XOR k16 << #SHFT, [ACx,] ACy	ACy = ACx ^ (k16 <<< #SHFT)	
XOR k16, Smem	Smem = Smem ^ k16	

## Index

Α	AMAR::MAC 5-60
	AMAR::MAS 5-65
AADD 5-2, 5-6, 5-7	AMAR::MPY 5-67
ABDST 5-9	AMOV 5-69, 5-70, 5-74
ABS 5-11	AND 5-76
absolute addressing modes 3-3 I/O absolute 3-3 k16 absolute 3-3 k23 absolute 3-3 Absolute Distance (ABDST) 5-9	Antisymmetrical Finite Impulse Response Filter (FIRSSUB) 5-160 arithmetic absolute distance 5-9 absolute value 5-11
Absolute Value (ABS) 5-11	addition 5-14
ADD 5-14, 5-35 ADD::MOV 5-40	addition or subtraction conditionally 5-47, 5-49 addition or subtraction conditionally with shift 5-51
Addition (ADD) 5-14	addition with absolute value 5-54
Addition or Subtraction Conditionally (ADDSUBCC) 5-47	compare memory with immediate value 5-141 compute exponent of accumulator
Addition or Subtraction Conditionally with Shift (ADDSUB2CC) 5-51	content 5-157 compute mantissa and exponent of accumulator
Addition with Absolute Value (ADDV) 5-54	content 5-272
Addition with Parallel Store Accumulator Content to Memory (ADD::MOV) 5-40	dual 16-bit addition and subtraction 5-42 dual 16-bit additions 5-35
Addition, Subtraction, or Move Accumulator Content Conditionally (ADDSUBCC) 5-49	dual 16-bit subtraction and addition 5-626 dual 16-bit subtractions 5-590 finite impulse response filter,
addressing modes	antisymmetrical 5-160
absolute 3-3	finite impulse response filter, symmetrical 5-158
direct 3-4 indirect 3-6	least mean square 5-167, 5-169
introduction 3-2	multiply 5-430
ADDSUB 5-42	multiply and accumulate 5-174
ADDSUB2CC 5-51	multiply and subtract 5-274
ADDSUBCC 5-47, 5-49	negation 5-483 round accumulator content 5-528
ADDV 5-54	saturate accumulator content 5-555
affect of status bits 1-9	square 5-584
algebraic instruction set cross-reference to	square and accumulate 5-579
mnemonic instruction set 7-1	square and subtract 5-587
AMAR 5-56, 5-58, 5-59	square distance 5-582

subtract conditionally 5-631 subtraction 5-599 ASUB 5-85, 5-89	Bitwise Exclusive OR (XOR) 5-655 Bitwise OR 5-487 BNOT 5-114, 5-115
В	branch conditionally 5-96 on auxiliary register not zero 5-100 unconditionally 5-91
B 5-91	Branch Conditionally (BCC) 5-96
BAND 5-95	Branch on Auxiliary Register Not Zero
BCC 5-96, 5-100, 5-103	(BCC) 5-100
BCLR 5-106, 5-107, 5-108	Branch Unconditionally (B) 5-91
BCNT 5-111	BSET 5-116, 5-117, 5-118
BFXPA 5-112	BTST 5-121, 5-123
BFXTR 5-113	BTSTCLR 5-126
bit field comparison 5-95	BTSTNOT 5-127
bit field counting 5-111	BTSTP 5-128
bit field expand 5-112	BTSTSET 5-130
bit field extract 5-113	
bit manipulation	C
bitwise AND memory with immediate value and	
compare to zero 5-95	.CR 5-155
clear accumulator, auxiliary, or temporary register	CALL 5-131
bit 5-106	call
clear memory bit 5-107	conditionally 5-135 unconditionally 5-131
clear status register bit 5-108	Call Conditionally (CALLCC) 5-135
complement accumulator, auxiliary, or temporary	Call Unconditionally (CALL) 5-131
register bit 5-114 complement accumulator, auxiliary, or temporary	CALLCC 5-135
register content 5-486	
complement memory bit 5-115	circular addressing 3-21 Circular Addressing Qualifier (.CR) 5-155
expand accumulator bit field 5-112	clear
extract accumulator bit field 5-113	accumulator bit 5-106
set accumulator, auxiliary, or temporary register	auxiliary register bit 5-106
bit 5-116	memory bit 5-107
set memory bit 5-117	status register bit 5-108
set status register bit 5-118 test accumulator, auxiliary, or temporary register	temporary register bit 5-106
bit 5-121	Clear Accumulator Bit (BCLR) 5-106
test accumulator, auxiliary, or temporary register	Clear Auxiliary Register Bit (BCLR) 5-106
bit pair 5-128	Clear Memory Bit (BCLR) 5-107
test and clear memory bit 5-126	Clear Status Register Bit (BCLR) 5-108
test and complement memory bit 5-127	Clear Temporary Register Bit (BCLR) 5-106
test and set memory bit 5-130	CMP 5-141, 5-143
test memory bit 5-123	CMPAND 5-145
Bitwise AND 5-76	CMPOR 5-150
Bitwise AND Memory with Immediate Value and	compare
Compare to Zero (BAND) 5-95	accumulator, auxiliary, or temporary register
bitwise complement 5-486	content 5-143

accumulator, auxiliary, or temporary register content maximum 5-322	Compare Temporary Register Content with AND (CMPAND) 5-145
accumulator, auxiliary, or temporary register content minimum 5-331	Compare Temporary Register Content with OR (CMPOR) 5-150
accumulator, auxiliary, or temporary register	complement
content with AND 5-145	accumulator bit 5-114
accumulator, auxiliary, or temporary register content with OR 5-150	accumulator content 5-486
and branch 5-103	auxiliary register bit 5-114
and select accumulator content	auxiliary register content 5-486
maximum 5-325	memory bit 5-115 temporary register bit 5-114
and select accumulator content minimum 5-334	temporary register bit 3-114 temporary register content 5-486
memory with immediate value 5-141	Complement Accumulator Bit (BNOT) 5-114
Compare Accumulator Content (CMP) 5-143	Complement Accumulator Content (NOT) 5-486
Compare Accumulator Content Maximum	Complement Auxiliary Register Bit (BNOT) 5-114
(MAX) 5-322	Complement Auxiliary Register Content
Compare Accumulator Content Minimum	(NOT) 5-486
(MIN) 5-331	Complement Memory Bit (BNOT) 5-115
Compare Accumulator Content with AND (CMPAND) 5-145	Complement Temporary Register Bit (BNOT) 5-114
Compare Accumulator Content with OR (CMPOR) 5-150	Complement Temporary Register Content (NOT) 5-486
Compare and Branch (BCC) 5-103	Compute Exponent of Accumulator Content
Compare and Select Accumulator Content	(EXP) 5-157
Maximum (MAXDIFF) 5-325	Compute Mantissa and Exponent of Accumulator
Compare and Select Accumulator Content Minimum	Content (MANT::NEXP) 5-272
(MINDIFF) 5-334	cond field 1-7
Compare Auxiliary Register Content (CMP) 5-143	conditional addition or subtraction 5-47
Compare Auxiliary Register Content Maximum (MAX) 5-322	addition of subtraction 5-47 addition or subtraction with shift 5-51 addition, subtraction, or move accumulator
Compare Auxiliary Register Content Minimum (MIN) 5-331	content 5-49 branch 5-96
Compare Auxiliary Register Content with AND	call 5-135
(CMPAND) 5-145	execute 5-648
Compare Auxiliary Register Content with OR (CMPOR) 5-150	repeat single instruction 5-550 return 5-520
compare maximum 5-322	shift 5-557
Compare Memory with Immediate Value (CMP) 5-141	subtract 5-631  Count Accumulator Bits (BCNT) 5-111
compare minimum 5-331	Cross-Reference to Algebraic and Mnemonic Instruction Sets 7-1
Compare Temporary Register Content	mstruction Sets 7-1
(CMP) 5-143	D
Compare Temporary Register Content Maximum (MAX) 5-322	DELAY 5-156
Compare Temporary Register Content Minimum	direct addressing modes 3-4
(MIN) 5-331	DP direct 3-4

PDP direct 3-5	CDP indirect 3-16
register-bit direct 3-5	coefficient indirect 3-19
SP direct 3-5	dual AR indirect 3-14
DMAXDIFF 5-325	initialize memory 5-374
DMINDIFF 5-334	instruction qualifier
Dual 16-Bit Addition and Subtraction	circular addressing 5-155
(ADDSUB) 5-42	linear addressing 5-173
Dual 16-Bit Additions (ADD) 5-35	memory-mapped register access 5-340
dual 16-bit arithmetic	instruction set
addition and subtraction 5-42	abbreviations 1-2
additions 5-35	affect of status bits 1-9
subtraction and addition 5-626	conditional fields 1-7
subtractions 5-590	nonrepeatable instructions 1-21 notes 1-14
Dual 16-Bit Subtraction and Addition	opcode symbols and abbreviations 6-18
(SUBADD) 5-626	opcodes 6-2
Dual 16-Bit Subtractions (SUB) 5-590	operators 1-6
	rules 1-14
3	symbols 1-2
	terms 1-2
Execute Conditionally (XCC) 5-648	instruction set conditional fields 1-7
EXP 5-157	instruction set notes and rules 1-14
Expand Accumulator Bit Field (BFXPA) 5-112	instruction set opcode
extended auxiliary register (XAR)	abbreviations 6-18
load from memory 5-373	symbols 6-18
load with immediate value 5-69	instruction set opcodes 6-2
modify content 5-58, 5-74	instruction set summary 4-1
modify content by addition 5-7	instruction set terms, symbols, and
modify content by subtraction 5-89	abbreviations 1-2
move content 5-383	Interrupt (INTR) 5-163
pop content from stack pointers 5-503 push content to stack pointers 5-513	INTR 5-163
store to memory 5-427	
Extract Accumulator Bit Field (BFXTR) 5-113	
	.LK 5-165
3	.LR 5-173
	Least Mean Square (LMS) 5-167
finite impulse response (FIR) filter	Least Mean Square (LMSF) 5-169
antisymmetrical 5-160	Linear Addressing Qualifier (.LR) 5-173
symmetrical 5-158	List of Mnemonic Instruction Opcodes
FIRSADD 5-158	(Sequentially) 6-1
FIRSSUB 5-160	LMS 5-167
	LMSF 5-169
	load accumulator from memory 5-342
IDLE 5-162	accumulator from memory with parallel store
indirect addressing modes 3-6	accumulator content to memory 5-428
AR indirect 3-6	accumulator pair from memory 5-351
	· · · · · · · · · · · · · · · · · · ·

accumulator with immediate value 5-354 accumulator, auxiliary, or temporary register from memory 5-357 accumulator, auxiliary, or temporary register with immediate value 5-363	bitwise XOR 5-655 count accumulator bits 5-111 shift accumulator content logically 5-559 shift accumulator, auxiliary, or temporary register content logically 5-562
auxiliary or temporary register pair from memory 5-367 CPU register from memory 5-368	M
CPU register with immediate value 5-371 extended auxiliary register (XAR) from memory 5-373	MAC 5-174 MAC::MAC 5-193
extended auxiliary register (XAR) with immediate value 5-69 memory with immediate value 5-374	MAC::MAS 5-228 MAC::MPY 5-248 MACK 5-174
Load Accumulator from Memory (MOV) 5-342, 5-357	MACK 5-174 MACM 5-174 MACM::MOV 5-267, 5-269
Load Accumulator from Memory with Parallel Store Accumulator Content to Memory (MOV::MOV) 5-428	MACMK 5-174 MACMZ 5-191
Load Accumulator Pair from Memory (MOV) 5-351	MANT::NEXP 5-272 MAS 5-274
Load Accumulator with Immediate Value (MOV) 5-354, 5-363	MAS::MAC 5-286 MAS::MAS 5-297 MAS::MPY 5-309
Load Auxiliary Register from Memory (MOV) 5-357  Load Auxiliary Register Pair from Memory (MOV) 5-367	MASM 5-274 MASM::MOV 5-318, 5-320
Load Auxiliary Register with Immediate Value (MOV) 5-363	MAX 5-322 MAXDIFF 5-325
Load CPU Register from Memory (MOV) 5-368 Load CPU Register with Immediate Value (MOV) 5-371	memory bit clear 5-107 complement (not) 5-115
Load Extended Auxiliary Register from Memory (MOV) 5-373	set 5-117 test 5-123 test and clear 5-126
Load Extended Auxiliary Register with Immediate Value (AMOV) 5-69	test and complement 5-127 test and set 5-130
Load Memory with Immediate Value (MOV) 5-374  Load Temporary Register from Memory  (MOV) 5-357	Memory Delay (DELAY) 5-156  Memory-Mapped Register Access Qualifier (mmap) 5-340
Load Temporary Register Pair from Memory (MOV) 5-367	MIN 5-331 MINDIFF 5-334
Load Temporary Register with Immediate Value (MOV) 5-363	mmap 5-340 mnemonic instruction set cross-reference to
lock, access qualifier 5-165	algebraic instruction set 7-1
Lock Access Qualifier (.LK) 5-165	modify
logical bitwise AND 5-76 bitwise OR 5-487	auxiliary or temporary register content 5-70 auxiliary or temporary register content by addition 5-2

auxiliary or temporary register content by move subtraction 5-85 auxiliary register content 5-56 auxiliary register content with parallel multiply 5-67 auxiliary register content with parallel multiply and accumulate 5-60 auxiliary register content with parallel multiply and subtract 5-65 data stack pointer 5-6 extended auxiliary register (XAR) content 5-58, 5-74 extended auxiliary register (XAR) content by addition 5-7 extended auxiliary register (XAR) content by subtraction 5-89 Modify Auxiliary Register Content (AMOV) 5-70 Modify Auxiliary Register Content (AMAR) 5-56 Modify Auxiliary Register Content by Addition (AADD) 5-2 Modify Auxiliary Register Content by Subtraction (ASUB) 5-85 Modify Auxiliary Register Content with Parallel Multiply (AMAR::MPY) 5-67 Modify Auxiliary Register Content with Parallel Multiply and Accumulate (AMAR::MAC) 5-60 Modify Auxiliary Register Content with Parallel Multiply and Subtract (AMAR::MAS) 5-65 Modify Data Stack Pointer (AADD) 5-6 Modify Extended Auxiliary Register Content (AMAR) 5-58 Modify Extended Auxiliary Register Content (AMOV) 5-74 Modify Extended Auxiliary Register Content by Addition (AADD) 5-7 Modify Extended Auxiliary Register Content by Subtraction (ASUB) 5-89 Modify Temporary Register Content (AMOV) 5-70 Modify Temporary Register Content by Addition (AADD) 5-2 Modify Temporary Register Content by Subtraction (ASUB) 5-85 MOV 5-342, 5-351, 5-354, 5-357, 5-363, 5-367, 5-368, 5-371, 5-373, 5-374, 5-375, 5-376, 5-378, 5-379, 5-381, 5-383, 5-384, 5-391, 5-415, 5-418,

accumulator content to auxiliary or temporary register 5-375 accumulator, auxiliary, or temporary register content 5-376 auxiliary or temporary register content to accumulator 5-378 auxiliary or temporary register content to CPU register 5-379 CPU register content to auxiliary or temporary register 5-381 extended auxiliary register content 5-383 memory delay 5-156 memory to memory 5-384 pop accumulator or extended auxiliary register content from stack pointers 5-503 pop top of stack 5-496 push accumulator or extended auxiliary register content to stack pointers 5-513 push to top of stack 5-506 swap accumulator content 5-634 swap accumulator pair content 5-639 swap auxiliary and temporary register content 5-636 swap auxiliary and temporary register pair content 5-641 swap auxiliary and temporary register pairs content 5-644 swap auxiliary register content 5-635 swap auxiliary register pair content 5-640 swap temporary register content 5-638 swap temporary register pair content 5-643 Move Accumulator Content (MOV) 5-376 Move Accumulator Content to Auxiliary Register (MOV) 5-375 Move Accumulator Content to Temporary Register (MOV) 5-375 Move Auxiliary Register Content (MOV) 5-376 Move Auxiliary Register Content to Accumulator (MOV) 5-378 Move Auxiliary Register Content to CPU Register (MOV) 5-379 Move CPU Register Content to Auxiliary Register (MOV) 5-381 Move CPU Register Content to Temporary Register (MOV) 5-381 Move Extended Auxiliary Register Content (MOV) 5-383

Move Memory to Memory (MOV) 5-384

5-422, 5-423, 5-427

MOV::MOV 5-428

Move Temporary Register Content (MOV) 5-376 Move Temporary Register Content to Accumulator (MOV) 5-378 Move Temporary Register Content to CPU Register (MOV) 5-379 MPY 5-430 MPY::MAC 5-446 MPY::MAS 5-458 MPY::MPY 5-468 MPYK 5-430 MPYM 5-430 MPYM::MOV 5-480 MPYMK 5-430 Multiply (MPY) 5-430 Multiply and Accumulate (MAC) 5-174 Multiply and Accumulate with Parallel Delay (MACMZ) 5-191 Multiply and Accumulate with Parallel Load Accumulator from Memory (MACM::MOV) 5-267 Multiply and Accumulate with Parallel Multiply (MAC::MPY) 5-248 Multiply and Accumulate with Parallel Multiply and Subtract (MAC::MAS) 5-228 Multiply and Accumulate with Parallel Store Accumulator Content to Memory (MACM::MOV) 5-269 Multiply and Subtract (MAS) 5-274 Multiply and Subtract with Parallel Load Accumulator from Memory (MASM::MOV) 5-318 Multiply and Subtract with Parallel Multiply (MAS::MPY) 5-309 Multiply and Subtract with Parallel Multiply and Accumulate (MAS::MAC) 5-286 Multiply and Subtract with Parallel Store Accumulator Content to Memory (MASM::MOV) 5-320 Multiply with Parallel Multiply and Accumulate (MPY::MAC) 5-446 Multiply with Parallel Multiply and Subtract (MPY::MAS) 5-458 Multiply with Parallel Store Accumulator Content to

Memory (MPYM::MOV) 5-480



NEG 5-483

Negate Accumulator Content (NEG) 5-483 Negate Auxiliary Register Content (NEG) 5-483 Negate Temporary Register Content (NEG) 5-483 negation

accumulator content 5-483 auxiliary register content 5-483 temporary register content 5-483 No Operation (NOP) 5-485 nonrepeatable instructions 1-21 NOP 5-485



NOT 5-486

operand qualifier 5-504 OR 5-487



Parallel Modify Auxiliary Register Contents (AMAR) 5-59 Parallel Multiplies (MPY::MPY) 5-468

Parallel Multiply and Accumulates
(MAC::MAC) 5-193

Parallel Multiply and Subtracts (MAS::MAS) 5-297 parallel operations

addition with parallel store accumulator content to memory 5-40 load accumulator from memory with parallel store

accumulator content to memory 5-428 modify auxiliary register content with parallel multiply 5-67

modify auxiliary register content with parallel multiply and accumulate 5-60

modify auxiliary register content with parallel multiply and subtract 5-65

modify auxiliary register contents 5-59

multiplies 5-468

multiply and accumulate with parallel delay 5-191

multiply and accumulate with parallel load accumulator from memory 5-267

multiply and accumulate with parallel multiply 5-248

multiply and accumulate with parallel multiply and subtract 5-228

multiply and accumulate with parallel store accumulator content to memory 5-269 multiply and accumulates 5-193 multiply and subtract with parallel load accumulator from memory 5-318 multiply and subtract with parallel multiply 5-309 multiply and subtract with parallel multiply and accumulate 5-286 multiply and subtract with parallel store	repeat single instruction unconditionally and increment CSR 5-535 return conditionally 5-520 return from interrupt 5-522 return unconditionally 5-518 software interrupt 5-163 software reset 5-514 software trap 5-646 PSH 5-506
accumulator content to memory 5-320 multiply and subtracts 5-297	PSHBOTH 5-513  Push Accumulator Content to Stack Pointers (PSHBOTH) 5-513
multiply with parallel multiply and accumulate 5-446	Push Extended Auxiliary Register Content to Stack Pointers (PSHBOTH) 5-513
multiply with parallel multiply and subtract 5-458	Push to Top of Stack (PSH) 5-506
multiply with parallel store accumulator content to memory 5-480	R
subtraction with parallel store accumulator content to memory 5-624	
parallelism basics 2-3	register bit clear 5-106
parallelism features 2-2	complement (not) 5-114
Peripheral Port Register Access Qualifiers	set 5-116
(port) 5-504	test 5-121
POP 5-496	test bit pair 5-128
Pop Accumulator Content from Stack Pointers	Repeat Block of Instructions Unconditionally (RPTB) 5-538
(POPBOTH) 5-503	Repeat Single Instruction Conditionally
Pop Extended Auxiliary Register Content from Stack	(RPTCC) 5-550
Pointers (POPBOTH) 5-503	Repeat Single Instruction Unconditionally (RPT) 5-530
Pop Top of Stack (POP) 5-496	Repeat Single Instruction Unconditionally and
POPBOTH 5-503	Decrement CSR (RPTSUB) 5-553
port 5-504 program control	Repeat Single Instruction Unconditionally and Increment CSR (RPTADD) 5-535
branch conditionally 5-96 branch on auxiliary register not zero 5-100	RESET 5-514
branch unconditionally 5-91	resource conflicts in a parallel pair 2-4
call conditionally 5-135	RET 5-518
call unconditionally 5-131	RETCC 5-520
compare and branch 5-103	RETI 5-522
execute conditionally 5-648 idle 5-162	Return Conditionally (RETCC) 5-520
no operation 5-485	Return from Interrupt (RETI) 5-522
repeat block of instructions	Return Unconditionally (RET) 5-518
unconditionally 5-538	ROL 5-524
repeat single instruction conditionally 5-550	ROR 5-526
repeat single instruction unconditionally 5-530	Rotate Left Accumulator Content (ROL) 5-524 Rotate Left Auxiliary Register Content
repeat single instruction unconditionally and decrement CSR 5-553	(ROL) 5-524

Rotate Left Temporary Register Content (ROL) 5-524	Signed Shift of Accumulator Content (SFTS) 5-565, 5-574
Rotate Right Accumulator Content (ROR) 5-526 Rotate Right Auxiliary Register Content	Signed Shift of Auxiliary Register Content (SFTS) 5-574
(ROR) 5-526	Signed Shift of Temporary Register Content
Rotate Right Temporary Register Content	(SFTS) 5-574
(ROR) 5-526	soft-dual parallelism 2-5
ROUND 5-528	Software Interrupt (INTR) 5-163
Round Accumulator Content (ROUND) 5-528	Software Reset (RESET) 5-514
RPT 5-530	Software Trap (TRAP) 5-646
RPTADD 5-535	SQA 5-579
RPTB 5-538	SQAM 5-579
RPTBLOCAL 5-538	SQDST 5-582
RPTCC 5-550	SQR 5-584
RPTSUB 5-553	SQRM 5-584
	SQS 5-587
S	SQSM 5-587
	Square (SQR) 5-584
SAT 5-555	Square and Accumulate (SQA) 5-579
Saturate Accumulator Content (SAT) 5-555	Square and Subtract (SQS) 5-587
set	Square Distance (SQDST) 5-582
accumulator bit 5-116	status register bit
auxiliary register bit 5-116 memory bit 5-117	clear 5-108
status register bit 5-118	set 5-118
temporary register bit 5-116	store
Set Accumulator Bit (BSET) 5-116	accumulator content to memory 5-391 accumulator pair content to memory 5-415
Set Auxiliary Register Bit (BSET) 5-116	accumulator, auxiliary, or temporary register
Set Memory Bit (BSET) 5-117	content to memory 5-418
Set Status Register Bit (BSET) 5-118	auxiliary or temporary register pair content to
Set Temporary Register Bit (BSET) 5-116	memory 5-422
SFTCC 5-557	CPU register content to memory 5-423 extended auxiliary register (XAR) to
SFTL 5-559, 5-562	memory 5-427
SFTS 5-565, 5-574	Store Accumulator Content to Memory
SFTSC 5-565	(MOV) 5-391, 5-418
Shift Accumulator Content Conditionally (SFTCC) 5-557	Store Accumulator Pair Content to Memory (MOV) 5-415
Shift Accumulator Content Logically (SFTL) 5-559, 5-562	Store Auxiliary Register Content to Memory (MOV) 5-418
Shift Auxiliary Register Content Logically (SFTL) 5-562	Store Auxiliary Register Pair Content to Memory (MOV) 5-422
shift conditionally 5-557	Store CPU Register Content to Memory
shift logically 5-559, 5-562	(MOV) 5-423
Shift Temporary Register Content Logically (SFTL) 5-562	Store Extended Auxiliary Register Content to Memory (MOV) 5-427

Store Temporary Register Content to Memory (MOV) 5-418 Store Temporary Register Pair Content to Memory (MOV) 5-422 SUB 5-590, 5-599 SUB::MOV 5-624 SUBADD 5-626 SUBC 5-631 Subtract Conditionally (SUBC) 5-631 Subtraction (SUB) 5-599 Subtraction with Parallel Store Accumulator Content to Memory (SUB::MOV) 5-624 SWAP 5-634, 5-635, 5-636, 5-638 Swap Accumulator Content (SWAP) 5-634 Swap Accumulator Pair Content (SWAPP) 5-639 Swap Auxiliary and Temporary Register Content (SWAP) 5-636 Swap Auxiliary and Temporary Register Pair Content (SWAPP) 5-641 Swap Auxiliary and Temporary Register Pairs Content (SWAP4) 5-644 Swap Auxiliary Register Content (SWAP) 5-635 Swap Auxiliary Register Pair Content (SWAPP) 5-640 Swap Temporary Register Content (SWAP) 5-638 Swap Temporary Register Pair Content (SWAPP) 5-643 SWAP4 5-644 SWAPP 5-639, 5-640, 5-641, 5-643 Symmetrical Finite Impulse Response Filter (FIRSADD) 5-158



test

accumulator bit 5-121 accumulator bit pair 5-128

auxiliary register bit 5-121 auxiliary register bit pair 5-128 memory bit 5-123 temporary register bit 5-121 temporary register bit pair 5-128 Test Accumulator Bit (BTST) 5-121 Test Accumulator Bit Pair (BTSTP) 5-128 Test and Clear Memory Bit (BTSTCLR) 5-126 Test and Complement Memory Bit (BTSTNOT) 5-127 Test and Set Memory Bit (BTSTSET) 5-130 Test Auxiliary Register Bit (BTST) 5-121 Test Auxiliary Register Bit Pair (BTSTP) 5-128 Test Memory Bit (BTST) 5-123 Test Temporary Register Bit (BTST) 5-121 Test Temporary Register Bit Pair (BTSTP) 5-128 TRAP 5-646



unconditional
branch 5-91
call 5-131
repeat block of instructions 5-538
repeat single instruction 5-530
repeat single instruction and decrement
CSR 5-553
repeat single instruction and increment
CSR 5-535
return 5-518
return from interrupt 5-522



XCC 5-648 XCCPART 5-648 XOR 5-655

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated