Functional Safety Information DRV8703-Q1 Functional Safety FIT Rate, FMD and Pin FMA

TEXAS INSTRUMENTS

Table of Contents

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	
······································	

Trademarks

All trademarks are the property of their respective owners.



1 Overview


This document contains information for DRV8703-Q1 (VQFN (32) package) to aid in a functional safety system design. Information provided are:

- Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (Pin FMA)

DRV8703-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.

Figure 1-1 shows the device functional block diagram for reference.





Copyright © 2017, Texas Instruments Incorporated

Figure 1-1. Functional Block Diagram

3



2 Functional Safety Failure In Time (FIT) Rates

This section provides Functional Safety Failure In Time (FIT) rates for DRV8703-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total Component FIT Rate	20
Die FIT Rate	3
Package FIT Rate	17

The failure rate and mission profile information in Table 2-1 comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission Profile: Motor Control from Table 11
- Power dissipation: 250 mW
- Climate type: World-wide Table 8
- Package factor (lambda 3): Table 17b
- Substrate Material: FR4
- EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Table Category		Reference Virtual T _J
5	CMOS, BICMOS, Digital, analog/mixed	25 FIT	55 °C

The Reference FIT Rate and Reference Virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for DRV8703-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Die Failure Modes	Failure Mode Distribution (%)
Low side gate turned ON, when commanded OFF	20.5%
Low side gate turned OFF, when commanded ON	16.0%
Low side gate to source voltage too high or too low	0.5%
Low side gate driver slew rate too fast or too slow	2.5%
High side gate turned ON, when commanded OFF	20.5%
High side gate turned OFF, when commanded ON	15.0%
High side gate to source voltage too high or too low	0.5%
High side gate driver slew rate too fast or too slow	3.5%
Dead time between high side FET and low side FET transition incorrect	1.0%
Current sense feedback and regulation incorrect	6.0%
Drain Source voltage monitoring incorrect	4.0%
Incorrect communication or fault indication	10.0%

Table 3-1. Die Failure Modes and Distribution

The FMD in Table 3-1 excludes short circuit faults across the isolation barrier. Faults for short circuit across the isolation barrier can be excluded according to ISO 61800-5-2:2016 if the following requirements are fulfilled:

- 1. The signal isolation component is OVC III according to IEC 61800-5-1. If a SELV/PELV power supply is used, pollution degree 2/OVC II applies. All requirements of IEC 61800-5-1:2007, 4.3.6 apply.
- 2. Measures are taken to ensure that an internal failure of the signal isolation component cannot result in excessive temperature of its insulating material.

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the DRV8703-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:


- Pin short-circuited to Ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)

These PIN FMA tables also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Class	Failure Effects
A	Potential device damage that affects functionality
В	No device damage, but loss of functionality
C	No device damage, but performance degradation
D	No device damage, no impact to functionality or performance

Table 4-1. TI Classification of Failure Effects

Figure 4-1 shows the DRV8703-Q1 pin diagram. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the DRV8703-Q1 data sheet.





Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

• The device is used with external components consistent with the values described in the external component table of the datasheet.

Pin Name	Pin No.	Description of Potential Failure Effect(s)	
GND	1	Intended operation	D
IN1/PH	2	Gate driver input control stuck low. Driver output may not match input.	В

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

6

Functional Safety FIT Rate, FMD and Pin FMA

Pin Name Pin No.		n Name Pin No. Description of Potential Failure Effect(s)			
IN2/EN	3	Gate driver input control stuck low. Driver output may not match input.	В		
SDO	4	SPI communication compromised.	В		
nSCS	5	SPI communication compromised.	В		
SDI	6	SPI communication compromised.			
SCLK	7	SPI communication compromised.	В		
nSLEEP	8	Device stuck in sleep state. Outputs non-operational.	В		
nWDFLT	9	Watchdog fault indication always enabled.	В		
nFAULT	10	Device fault output indicator always active.	В		
MODE	11	Device MODE setting potentially incorrect.	В		
DVDD	12	Device external digital power supply stuck low. Device non-operational.	В		
GND	13	Intended operation	D		
AVDD	14	Device non-operational. Power dissipation through AVDD	В		
VREF	15	Current limit will trip every cycle			
SO	16	Device current sense feedback invalid.			
GND	17	Intended operation			
GH1	18	HS1 MOSFET off, energy limited by TDRIVE. Device will report VGS fault			
SH1	19	HS1 MOSFET non-functional. Device will report VDS fault			
GL1	20	LS1 MOSFET off, energy limited by TDRIVE. Device will report VGS fault			
SP	21	Device current sense feedback invalid.			
SN	22	Device current sense feedback invalid.	В		
SL2	23	Sense amplifier output is always low, no current regulation	В		
GL2	24	LS2 MOSFET off, energy limited by TDRIVE. Device will report VGS fault	В		
SH2	25	HS2 MOSFET non-functional. Device will report VDS fault	В		
GH2	26	HS2 MOSFET off, energy limited by TDRIVE. Device will report VGS fault	В		
VDRAIN	27	Device overcurrent monitors and open load diagnostic non-operational.			
PVDD	28	Device external power supply stuck low. Device gate drivers and shunt amplifier non-operational.			
VCP	29	Device will be damaged			
CPH	30	Device will be damaged			
CPL	31	Device will report a charge pump fault			
NC	32	No effect	В		

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground (continued)

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)			
GND	1	Device behavior undefined, may retain operation due to alternative GND pin.	С		
IN1/PH	2	Gate driver input control missing. Driver output may not match input.	В		
IN2/EN	3	Gate driver input control missing. Driver output may not match input.	В		
SDO	4	SPI communication compromised.	В		
nSCS	5	SPI communication compromised.	В		
SDI	6	SPI communication compromised.	В		
SCLK	7	SPI communication compromised.	В		
nSLEEP	8	Device stuck in sleep state. Outputs non-operational.	В		
nWDFLT	9	Device Watchdog fault output indicator invalid.	В		
nFAULT	10	Device fault output indicator invalid.	В		
MODE	11	Device MODE setting potentially incorrect.	В		
DVDD	12	Device external digital power supply missing. Device non-operational.	В		

7

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
GND	13	Device behavior undefined, may retain operation due to alternative GND pin.	С
AVDD	14	Device behavior undefined, regulator may not be stable.	В
VREF	15	Current limit will be unstable	В
SO	16	Device current sense feedback invalid.	В
GND	17	Device behavior undefined, may retain operation due to alternative GND pin.	С
GH1	18	HS1 MOSFET off	В
SH1	19	HS1 MOSFET non-functional, Device will report VDS fault	В
GL1	20	LS1 MOSFET off	
SP	21	Device current sense feedback invalid.	
SN	22	Device current sense feedback invalid.	
SL2	23	Device will report a VDS fault	В
GL2	24	LS2 MOSFET off	В
SH2	25	HS2 MOSFET non-functional, Device will report VDS fault	В
GH2	26	HS2 MOSFET off	В
VDRAIN	27	Device overcurrent monitors and open load diagnostic non-operational.	В
PVDD	28	Device external power supply missing. Device gate drivers and shunt amplifier non-operational.	В
VCP	29	Charge pump undervoltage and gate drivers disabled.	
СРН	30	Charge pump undervoltage and gate drivers disabled.	
CPL	31	Charge pump undervoltage and gate drivers disabled.	В
NC	32	Intended operation	В

Table 4-3. Pin FMA for Device Pins Open-Circuited (continued)

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
GND	1	2	Logic operation is changed. Driver output may not match input.	В
IN1/PH	2	3	Logic operation is changed. Driver output may not match input.	В
IN2/EN	3	4	Logic operation is changed. Driver output may not match input.	В
SDO	4	5	SPI communication compromised.	В
nSCS	5	6	SPI communication compromised.	В
SDI	6	7	SPI communication compromised.	В
SCLK	7	8	Device stuck in sleep state. Outputs non-operational.	В
nSLEEP	8	9	Watchdog and fault output indicator function compromised.	В
nWDFLT	9	10	Device fault output indicator always active.	В
nFAULT	10	11	MODE will change to PH/EN whenever a FAULT occurs and nSLEEP toggled	В
MODE	11	12	Device MODE setting potentially incorrect.	В
DVDD	12	13	Device external digital power supply missing. Device non-operational.	В
GND	13	14	Device non-operational. Power dissipation through AVDD	В
AVDD	14	15	Current regulation disabled	В
VREF	15	16	Device current sense feedback invalid.	В
SO	16	17	Device current sense feedback invalid.	В
GND	17	18	HS1 MOSFET off, energy limited by TDRIVE. Device will report VGS fault	В
GH1	18	19	HS1 MOSFET off, energy limited by TDRIVE. Device will report VGS fault	В
SH1	19	20	GL1 output invalid, may violate GL1 abs max.	A
GL1	20	21	LS1 MOSFET off, energy limited by TDRIVE. Device will report VGS fault	В
SP	21	22	Device current sense feedback invalid.	В
SN	22	23	Device current sense feedback invalid.	В

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
SL2	23	24	LS2 MOSFET off, energy limited by TDRIVE. Device will report VGS fault	В
GL2	24	25	GL2 output invalid, may violate GL2 abs max.	A
SH2	25	26	HS2 MOSFET off, energy limited by TDRIVE. Device will report VGS fault	В
GH2	26	27	HS2 MOSFET off, energy limited by TDRIVE. Device will report VGS fault	В
VDRAIN	27	28	Hard short instead of a kelvin connection may degrate VDS accuracy	В
PVDD	28	29	Device will report a charge pump fault	A
VCP	29	30	Device will not power up	A
CPH	30	31	Device will report a charge pump fault	A
CPL	31	32	No effect	В
NC	32	1	No effect	В

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin (continued)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated