
SCDS057H-MARCH 1998-REVISED JUNE 2006

FEATURES

- 5-Ω Switch Connection Between Two Ports
- Rail-to-Rail Switching on Data I/O Ports

I_{off} Supports Partial-Power-Down Mode Operation



See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION

The SN74CBTLV1G125 features a single high-speed line switch. The switch is disabled when the output-enable (\overline{OE}) input is high.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION


T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING (2)
-40°C to 85°C	SOT (SOT-23) - DBV	Reel of 3000	SN74CBTLV1G125DBVR	V25_
-40 C to 65 C	SOT (SC-70) - DCK	Reel of 3000	SN74CBTLV1G125DCKR	VM_

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

INPUT OE	FUNCTION
L	A port = B port
Н	Disconnect

LOGIC DIAGRAM (POSITIVE LOGIC)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

⁽²⁾ The actual top-side marking has one additional character that designates the assembly/test site.



SIMPLIFIED SCHEMATIC, EACH FET SWITCH



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	4.6	V
V_{I}	Input voltage range ⁽²⁾		-0.5	4.6	V
	Continuous channel current			128	V
I _{IK}	Input clamp current	V _{I/O} < 0		-50	mA
0	Declines the model income decree (3)	DBV package		206	°C/W
θ_{JA}	Package thermal impedance (3)	DCK package		252	°C/VV
T _{stg}	Storage temperature range	·	-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	3.6	V
1/	High lovel control input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
V _{IH}	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
1/	Low level control input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V
V_{IL}	Low-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		8.0	V
T _A	Operating free-air temperature	·	-40	85	°C

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SN74CBTLV1G125 LOW-VOLTAGE SINGLE FET BUS SWITCH

SCDS057H-MARCH 1998-REVISED JUNE 2006

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		MIN TYP(1)	MAX	UNIT			
V_{IK}		$V_{CC} = 3 \text{ V}, I_{I} = -18 \text{ mA}$	$V_{CC} = 3 \text{ V}, I_{I} = -18 \text{ mA}$					
I		$V_{CC} = 3.6 \text{ V}, V_{I} = V_{CC} \text{ or GN}$	D			±1	μΑ	
I _{off}		$V_{CC} = 0$, V_{I} or $V_{O} = 0$ to 3.6	/			10	μΑ	
I _{CC}		$V_{CC} = 3.6 \text{ V}, I_{O} = 0, V_{I} = V_{CC}$	or GND			10	μΑ	
$\Delta I_{CC}^{(2)}$	Control inputs	V_{CC} = 3.6 V, One input at 3 V	V_{CC} = 3.6 V, One input at 3 V, Other inputs at V_{CC} or GND					
C _i	Control inputs	V _I = 3 V or 0	2.5		pF			
C _{io(OFF)}		$V_O = 3 \text{ V or } 0, \overline{OE} = V_{CC}$			7		pF	
			V 0	I _I = 64 mA	7	10		
		$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V}$	$V_I = 0$	I _I = 24 mA	7	10		
- (3)		111 dt v((= 2.0 v	$V_1 = 1.7 V$,	I _I = 15 mA	15	25	Ω	
r _{on} (3)			V 0	I _I = 64 mA	5	7	22	
		$V_{CC} = 3 V$	$V_I = 0$	I _I = 24 mA	5	7		
			$V_1 = 2.4 V$,	I _I = 15 mA	10	15		

- (1) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C. (2) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.
- Measured by the voltage drop between A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1 ± 0.2	2.5 V 2 V	V _{CC} = 3 ± 0.3	UNIT	
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	
t _{pd} ⁽¹⁾	A or B	B or A		0.15		0.25	ns
t _{en}	ŌĒ	A or B	1	4	1	4	ns
t _{dis}	ŌE	A or B	1	5	1	4.1	ns

(1) The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).



Vcc

0 V


 V_{CC}

V_{CC}/2

PARAMETER MEASUREMENT INFORMATION

Timing Input


Data Input




TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	2×V _{CC}
t _{PHZ} /t _{PZH}	GND

V _{CC}	CL	R_{L}	$oldsymbol{V}_\Delta$
2.5 V ±0.2 V	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	50 pF	500 Ω	0.3 V

V_{CC}/2





VOLTAGE WAVEFORMS SETUP AND HOLD TIMES V_{CC} Output V_{CC}/2 V_{CC}/2 Control 0 V Output Waveform 1 V_{CC} S1 at 2 \times V_{CC} V_{CC}/2 (see Note B) V_{OL} Output V_{OH} Waveform 2 **V_{OH} - V**_{\(\)} V_{CC}/2 S1 at GND ≈0 V (see Note B)

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

tsu

V_{CC}/2

PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 28-Sep-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74CBTLV1G125CRG4	LIFEBUY	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(VM5, VMO, VMR)	
74CBTLV1G125DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(V25K, V25R)	Samples
74CBTLV1G125DCKRG4	LIFEBUY	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(VM5, VMO, VMR)	
SN74CBTLV1G125DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(V25J, V25K, V25R)	Samples
SN74CBTLV1G125DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(VM5, VMJ, VMO, VM R)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 28-Sep-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74CBTLV1G125:

Automotive: SN74CBTLV1G125-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 18-Nov-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74CBTLV1G125DBVRG4	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
74CBTLV1G125DCKRG4	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
74CBTLV1G125DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
74CBTLV1G125DCKRG4	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74CBTLV1G125DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74CBTLV1G125DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3



www.ti.com 18-Nov-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74CBTLV1G125DBVRG4	SOT-23	DBV	5	3000	202.0	201.0	28.0
74CBTLV1G125DCKRG4	SC70	DCK	5	3000	203.0	203.0	35.0
74CBTLV1G125DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0
74CBTLV1G125DCKRG4	SC70	DCK	5	3000	202.0	201.0	28.0
SN74CBTLV1G125DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
SN74CBTLV1G125DCKR	SC70	DCK	5	3000	180.0	180.0	18.0





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side






NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated