SCLS477B - APRIL 2003 - REVISED APRIL 2004

- Controlled Baseline
  One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of Up To -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree<sup>†</sup>
- Buffered Inputs
- Typical Propagation Delay 7 ns at V<sub>CC</sub> = 5 V, C<sub>L</sub> = 15 pF, T<sub>A</sub> = 25°C
- Fanout (Over Temperature Range)
  Standard Outputs ... 10 LSTTL Loads
  Bus Driver Outputs ... 15 LSTTL Loads
- <sup>†</sup> Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

#### description/ordering information

Balanced Propagation Delay and Transition Times

- Significant Power Reduction Compared to LSTTL Logic ICs
- 2-V to 6-V V<sub>CC</sub> Operation
- High Noise Immunity N<sub>IL</sub> or N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5 V
- CMOS Input Compatibility, I<sub>I</sub>  $\leq$  1  $\mu$ A at V<sub>OL</sub>, V<sub>OH</sub>

		PACK OP VI		_
		$\nabla$		L.,
1A [	1		14	] ∨ <sub>CC</sub>
1B [	2		13	] 4B
1Y [	3		12	] 4A
2A [	4		11	] 4Y
2B [	5		10	] 3B
2Y [	6		9	] 3A
GND [	7		8	] 3Y
				I

The CD74HC08 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates, with the low power consumption of standard CMOS integrated circuits. All devices can drive 10 LSTTL loads.

#### **ORDERING INFORMATION**

TA	PACKAG	€E‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	SOIC – M	Tape and reel	CD74HC08QM96EP	HC08QEP	
–55°C to 125°C	SOIC – M	Tape and reel	CD74HC08MM96EP§	HC08MEP	

<sup>‡</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

**FUNCTION TABLE** 

§ Product Preview

(each gate)									
INP	JTS	OUTPUT							
Α	В	Y							
Н	Н	Н							
L	Х	L							
Х	L	L							



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright  $\ensuremath{\textcircled{}}$  2004, Texas Instruments Incorporated

SCLS477B – APRIL 2003 – REVISED APRIL 2004

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V) (see Note 1)	±20 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < -0.5 V or V <sub>O</sub> > V <sub>CC</sub> + 0.5 V) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O > -0.5 \text{ or } V_O < V_{CC} + 0.5 \text{ V})$	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2)	180°C/W
Maximum junction temperature, T <sub>J</sub>	150°C
Lead temperature (during soldering):	
At distance 1/16 ± 1/32 inch (1,59 ± 0,79 mm) from case for 10 s max	300°C
Storage temperature range, T <sub>stg</sub> 6	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage		2	5	6	V	
		$V_{CC} = 2 V$	1.5				
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V	
		V <sub>CC</sub> = 6 V	4.2				
		$V_{CC} = 2 V$			0.5		
VIL	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V	
		V <sub>CC</sub> = 6 V			1.8		
VI	Input voltage		0		VCC	V	
VO	Output voltage		0		VCC	V	
		$V_{CC} = 2 V$			1000		
$\Delta t / \Delta v$	Input transition rise/fall time	$V_{CC} = 4.5 V$			500	ns	
		V <sub>CC</sub> = 6 V			400		
т.	Operating free air temperature	Q suffix	-40		125	°C	
TA	Operating free-air temperature	M suffix	-55		125	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS477B - APRIL 2003 - REVISED APRIL 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	7507.00	lo	V <sub>CC</sub>	Т	<b>₄ = 25°C</b>	;				
PARAMETER	TEST CO	TEST CONDITIONS			MIN	TYP	MAX	MIN	MAX	UNIT
			-0.02	2 V	1.9			1.9		
∨он		CMOS loads	-0.02	4.5 V	4.4			4.4		
	$V_I = V_{IH} \text{ or } V_{IL}$		-0.02	6 V	5.9			5.9		V
		TTI I a da	-4	4.5 V	3.98			3.7		
		TTL loads	-5.2	6 V	5.48			5.2		
	VI = VIH or VIL	CMOS loads	0.02	2 V			0.1		0.1	
			0.02	4.5 V			0.1		0.1	
VOL			0.02	6 V			0.1		0.1	V
			4	4.5 V			0.26		0.4	
		TTL loads	5.2	6 V			0.26		0.4	
lj	$V_I = V_{CC} \text{ or } GND$			6 V			±0.1		±1	μA
ICC	$V_I = V_{CC} \text{ or } GND$		0	6 V			2		40	μA
Ci							10		10	pF

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	CONDITIONS	V	T,	<b>₄ = 25°</b> 0	;	MIN		LINUT
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	vcc	MIN	TYP	MAX	WIIN	MAX	UNIT
			2 V				90		135	
		X	C <sub>L</sub> = 50 pF C <sub>L</sub> = 15 pF	4.5 V			18		27	
<sup>t</sup> pd	A or B	Y		6 V			15		23	ns
				5 V		7				
		Y		2 V			75		110	
tt	A or B		C <sub>L</sub> = 50 pF	4.5 V			15		22	ns
				6 V			13		19	

## operating characteristics, $T_A = 25^{\circ}C$ , $V_{CC} = 5V$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per gate (see Note 4)	No load	37	pF

NOTE 4: C<sub>pd</sub> is used to determine the dynamic power consumption, per gate.


 $P_D^{p_d} = V_{CC}^2 f_I (C_{pd} + C_L)$ 

 $f_{I}$  = input frequency  $C_{L}$  = output load capacitance

 $V_{CC}^{-}$  = supply voltage



SCLS477B - APRIL 2003 - REVISED APRIL 2004



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- C. The outputs are measured one at a time, with one input transition per measurement.
- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HC08QM96EP	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC08QEP	Samples
V62/04704-01XE	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC08QEP	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF CD74HC08-EP :

- Catalog: CD74HC08
- Automotive: CD74HC08-Q1
- Military: CD54HC08

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications


# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are	nominal
---------------------	---------


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC08QM96EP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

27-Jul-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC08QM96EP	SOIC	D	14	2500	340.5	336.1	32.0

# **D0014A**



# **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



# D0014A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0014A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated