UCC27516
4-A/4-A single-channel gate driver with 5-V UVLO and 13-ns prop delay in SON package
UCC27516
- Low-Cost Gate-Driver Device Offering Superior Replacement
of NPN and PNP Discrete Solutions - 4-A Peak-Source and 4-A Peak-Sink Symmetrical Drive
- Fast Propagation Delays (13-ns Typical)
- Fast Rise and Fall Times (9-ns and 7-ns Typical)
- 4.5 to 18-V Single-Supply Range
- Outputs Held Low During VDD UVLO (Ensures Glitch-Free
Operation at Power Up and Power Down) - TTL and CMOS Compatible Input-Logic Threshold (Independent
of Supply Voltage) - Hysteretic-Logic Thresholds for High-Noise Immunity
- Dual Input Design (Choice of an Inverting (IN– pin) or
Noninverting (IN+ Pin) Driver Configuration)- Unused Input Pin Can Be Used for Enable or Disable Function
- Output Held Low When Input Pins Are Floating
- Input Pin Absolute Maximum Voltage Levels Not Restricted
by VDD Pin Bias Supply Voltage - Operating Temperature Range of –40°C to 140°C
- 5-Pin DBV (SOT-23) and 6-Pin DRS (3-mm ×
3-mm WSON With Exposed Thermal Pad) Package Options
The UCC27516 and UCC27517 single-channel, high-speed, low-side gate driver devices can effectively drive MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, UCC27516 and UCC27517 can source and sink high peak-current pulses into capacitive loads offering rail-to-rail drive capability and extremely small propagation delay, typically 13 ns.
The UCC27516 and UCC27517 provides 4-A source, 4-A sink (symmetrical drive) peak-drive current capability at VDD = 12 V.
The UCC27516 and UCC27517 are designed to operate over a wide VDD range of 4.5 to 18 V and wide temperature range of 40°C to 140°C. Internal undervoltage lockout (UVLO) circuitry on the VDD pin holds output low outside VDD operating range. The capability to operate at low voltage levels such as below 5 V, along with best-in-class switching characteristics, is especially suited for driving emerging wide band-gap power-switching devices such as GaN power semiconductor devices.
The UCC27516 and UCC27517 devices feature a dual-input design which offers flexibility of implementing both inverting (IN pin) and noninverting (IN+ pin) configurations with the same device. Either the IN+ or IN pin can be used to control the state of the driver output. The unused input pin can be used for enable and disable function. For safety purpose, internal pullup and pulldown resistors on the input pins ensure that outputs are held low when input pins are in floating condition. Hence the unused input pin is not left floating and must be properly biased to ensure that driver output is in enabled for normal operation.
The input pin threshold of the UCC27516 and UCC27517 devices are based on TTL and CMOS compatible low-voltage logic which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
* | Data sheet | UCC2751x Single-Channel, High-Speed, Low-Side Gate Driver (With 4-A Peak Source and 4-A Peak Sink) datasheet (Rev. D) | PDF | HTML | 31 Dec 2014 |
Application note | Review of Different Power Factor Correction (PFC) Topologies' Gate Driver Needs | PDF | HTML | 22 Jan 2024 | |
Application brief | External Gate Resistor Selection Guide (Rev. A) | 28 Feb 2020 | ||
Application brief | Understanding Peak IOH and IOL Currents (Rev. A) | 28 Feb 2020 | ||
Application brief | How to overcome negative voltage transients on low-side gate drivers' inputs | 18 Jan 2019 | ||
More literature | Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) | 29 Oct 2018 | ||
Application brief | Enable Function with Unused Differential Input | 11 Jul 2018 | ||
Selection guide | Power Management Guide 2018 (Rev. R) | 25 Jun 2018 | ||
Application brief | Low-Side Gate Drivers With UVLO Versus BJT Totem-Pole | 16 Mar 2018 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
Package | Pins | CAD symbols, footprints & 3D models |
---|---|---|
WSON (DRS) | 6 | Ultra Librarian |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.