Home Power management Gate drivers Low-side drivers
Home
Power management
Gate drivers
Low-side drivers

UCC27526

ACTIVE

5-A/5-A dual-channel gate driver with 5-V UVLO, enable, and dual TTL inputs

Order now
Data sheet

A newer version of this product is available

open-in-new Compare alternates
Same functionality with different pin-out to the compared device
UCC27624 ACTIVE 5A/5A dual-channel gate driver with 4V UVLO, 30V VDD and low propagation delay This is a newer dual channel low-side driver with improved noise and transient handling.

UCC27526

ACTIVE
Data sheet Order now

Product details

Number of channels 2 Power switch GaNFET, IGBT, MOSFET Peak output current (A) 5 Input supply voltage (min) (V) 4.5 Input supply voltage (max) (V) 18 Features Hysteretic Logic Operating temperature range (°C) -40 to 140 Rise time (ns) 7 Fall time (ns) 6 Propagation delay time (µs) 0.013 Input threshold CMOS, TTL Channel input logic Flexible Input negative voltage (V) 0 Rating Catalog Undervoltage lockout (typ) (V) 4 Driver configuration Flexible
Number of channels 2 Power switch GaNFET, IGBT, MOSFET Peak output current (A) 5 Input supply voltage (min) (V) 4.5 Input supply voltage (max) (V) 18 Features Hysteretic Logic Operating temperature range (°C) -40 to 140 Rise time (ns) 7 Fall time (ns) 6 Propagation delay time (µs) 0.013 Input threshold CMOS, TTL Channel input logic Flexible Input negative voltage (V) 0 Rating Catalog Undervoltage lockout (typ) (V) 4 Driver configuration Flexible
WSON (DSD) 8 9 mm² 3 x 3
  • Industry-standard pinout
  • Two independent gate-drive channels
  • 5A peak source and sink-drive current
  • Independent-enable function for each output
  • TTL and CMOS compatible logic threshold independent of supply voltage
  • Hysteretic-logic thresholds for high noise immunity
  • Inputs and enable pin-voltage levels not restricted by VDD pin bias supply voltage
  • 4.5V to 18V single-supply range
  • Outputs held low during VDD-UVLO, (ensures glitch-free operation at power up and power down)
  • Fast propagation delays (13ns typical)
  • Fast rise and fall times (7ns and 6ns typical)
  • 1ns typical delay matching between two channels
  • Two outputs are in parallel for higher drive current
  • Outputs held low when inputs floating
  • PDIP (8), SOIC (8), MSOP (8) PowerPAD™ and 3mm × 3mm WSON-8 package options
  • Operating temperature range of –40°C to 140°C
  • Industry-standard pinout
  • Two independent gate-drive channels
  • 5A peak source and sink-drive current
  • Independent-enable function for each output
  • TTL and CMOS compatible logic threshold independent of supply voltage
  • Hysteretic-logic thresholds for high noise immunity
  • Inputs and enable pin-voltage levels not restricted by VDD pin bias supply voltage
  • 4.5V to 18V single-supply range
  • Outputs held low during VDD-UVLO, (ensures glitch-free operation at power up and power down)
  • Fast propagation delays (13ns typical)
  • Fast rise and fall times (7ns and 6ns typical)
  • 1ns typical delay matching between two channels
  • Two outputs are in parallel for higher drive current
  • Outputs held low when inputs floating
  • PDIP (8), SOIC (8), MSOP (8) PowerPAD™ and 3mm × 3mm WSON-8 package options
  • Operating temperature range of –40°C to 140°C

The UCC2752x family of devices are dual-channel, high-speed, low-side gate-driver devices capable of effectively driving MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, UCC2752x can deliver high-peak current pulses of up to 5A source and 5A sink into capacitive loads along with rail-to-rail drive capability and extremely small propagation delay (typically 13ns). In addition, the drivers feature matched internal propagation delays between the two channels. These delays are very well suited for applications requiring dual-gate drives with critical timing, such as synchronous rectifiers. This also enables connecting two channels in parallel to effectively increase current-drive capability or driving two switches in parallel with one input signal. The input pin thresholds are based on TTL and CMOS compatible low-voltage logic, which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.

The UCC2752x family provides the combination of three standard logic options — dual inverting, dual noninverting, one inverting and one noninverting driver. The UCC27526 features a dual input design which offers flexibility of both inverting (IN– pin) and non-inverting (IN+ pin) configuration for each channel. Either IN+ or IN– pin controls the state of the driver output. The unused input pin is used for enable and disable functions. For safety purpose, internal pullup and pulldown resistors on the input pins of all the devices in UCC2752x family ensure that outputs are held LOW when input pins are in floating condition. The UCC27523 and UCC27525 devices feature Enable pins (ENA and ENB) to have better control of the operation of the driver applications. The pins are internally pulled up to VDD for active-high logic and are left open for standard operation.

The UCC2752x family of devices are available in SOIC-8 (D), MSOP-8 with exposed pad (DGN) and 3mm × 3mm WSON-8 with exposed pad (DSD) packages. The UCC27526 is only offered in a 3mm × 3mm WSON (DSD) package.

The UCC2752x family of devices are dual-channel, high-speed, low-side gate-driver devices capable of effectively driving MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, UCC2752x can deliver high-peak current pulses of up to 5A source and 5A sink into capacitive loads along with rail-to-rail drive capability and extremely small propagation delay (typically 13ns). In addition, the drivers feature matched internal propagation delays between the two channels. These delays are very well suited for applications requiring dual-gate drives with critical timing, such as synchronous rectifiers. This also enables connecting two channels in parallel to effectively increase current-drive capability or driving two switches in parallel with one input signal. The input pin thresholds are based on TTL and CMOS compatible low-voltage logic, which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.

The UCC2752x family provides the combination of three standard logic options — dual inverting, dual noninverting, one inverting and one noninverting driver. The UCC27526 features a dual input design which offers flexibility of both inverting (IN– pin) and non-inverting (IN+ pin) configuration for each channel. Either IN+ or IN– pin controls the state of the driver output. The unused input pin is used for enable and disable functions. For safety purpose, internal pullup and pulldown resistors on the input pins of all the devices in UCC2752x family ensure that outputs are held LOW when input pins are in floating condition. The UCC27523 and UCC27525 devices feature Enable pins (ENA and ENB) to have better control of the operation of the driver applications. The pins are internally pulled up to VDD for active-high logic and are left open for standard operation.

The UCC2752x family of devices are available in SOIC-8 (D), MSOP-8 with exposed pad (DGN) and 3mm × 3mm WSON-8 with exposed pad (DSD) packages. The UCC27526 is only offered in a 3mm × 3mm WSON (DSD) package.
filter Find other Low-side drivers
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 8
Type Title Date
* Data sheet UCC2752x Dual 5A High-Speed, Low-Side Gate Drivers datasheet (Rev. H) PDF | HTML 14 Jun 2024
Application note Why use a Gate Drive Transformer? PDF | HTML 04 Mar 2024
Application brief External Gate Resistor Selection Guide (Rev. A) 28 Feb 2020
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 28 Feb 2020
Application note Improving Efficiency of DC-DC Conversion through Layout 07 May 2019
More literature Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) 29 Oct 2018
Selection guide Power Management Guide 2018 (Rev. R) 25 Jun 2018
Application brief Low-Side Gate Drivers With UVLO Versus BJT Totem-Pole 16 Mar 2018

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

UCC27526 PSpice Transient Model

SLUM298.ZIP (50 KB) - PSpice Model
Download
Simulation model

UCC27526 Unencrypted PSpice Transient Model

SLUM478.ZIP (2 KB) - PSpice Model
Download
Calculation tool

SLURB22 — UCC2752X Schematic Review Template

Supported products & hardware

Supported products & hardware

Products
Low-side drivers
UCC27523 — 5-A/5-A dual-channel gate driver with 5-V UVLO, inverting inputs, and enable UCC27524 — 5-A/5-A dual-channel gate driver with 5-V UVLO, enable, and 1-ns delay Matching UCC27524A — 5-A/5-A dual-channel gate driver with 5-V UVLO, enable, and negative input voltage handling UCC27524A-Q1 — Automotive 5-A/5-A dual-channel gate driver with 5-V UVLO and negative input voltage handling UCC27524A1-Q1 — Automotive 5-A/5-A dual-channel gate driver with 5-V UVLO and negative input voltage handling UCC27525 — 5-A/5-A dual-channel gate driver with 5-V UVLO, enable, and inverting/non-inverting inputs UCC27526 — 5-A/5-A dual-channel gate driver with 5-V UVLO, enable, and dual TTL inputs UCC27527 — 5-A/5-A dual-channel gate driver with 5-V UVLO, enable, dual CMOS inputs UCC27528 — 5-A/5-A dual-channel gate driver with 5-V UVLO, CMOS inputs, and enable UCC27528-Q1 — Automotive 5-A/5-A dual-channel gate driver with 5-V UVLO and CMOS inputs
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Package Pins CAD symbols, footprints & 3D models
WSON (DSD) 8 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos