Home Clocks & timing Clock buffers
Home
Clocks & timing
Clock buffers

CDCVF25081

ACTIVE

1:8 3.3-V phase lock loop clock driver

Order now
Data sheet

CDCVF25081

ACTIVE
Data sheet Order now

Product details

Function Zero-delay Additive RMS jitter (typ) (fs) 100 Output frequency (max) (MHz) 200 Number of outputs 8 Output supply voltage (V) 3.3 Core supply voltage (V) 3.3 Output skew (ps) 150 Features Spread spectrum clocking (SSC) Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVTTL Input type LVTTL
Function Zero-delay Additive RMS jitter (typ) (fs) 100 Output frequency (max) (MHz) 200 Number of outputs 8 Output supply voltage (V) 3.3 Core supply voltage (V) 3.3 Output skew (ps) 150 Features Spread spectrum clocking (SSC) Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVTTL Input type LVTTL
SOIC (D) 16 59.4 mm² 9.9 x 6 TSSOP (PW) 16 32 mm² 5 x 6.4
  • Phase-locked loop based, zero-delay buffer
    • 1 clock input to 2 banks of 4 outputs
    • No external RC network required
  • Supply voltage: 3 V to 3.6 V
  • Operating frequency: 8 MHz to 200 MHz
  • Low additive jitter (cycle-cycle): ±100 ps for 66 MHz to 200 MHz
  • Power-down mode available
    • Current consumption: < 20 µA in

      Power-down mode

  • 25-Ω on-chip series damping resistors
  • Industrial temperature range: –40°C to 85°C
  • Spread Spectrum Clock Compatible (SSC)
  • Packaged in
    • 9.9-mm × 3.91-mm, 16-pin SOIC (D)
    • 5.0-mm × 4.4-mm, 16-pin TSSOP (PW)
  • Phase-locked loop based, zero-delay buffer
    • 1 clock input to 2 banks of 4 outputs
    • No external RC network required
  • Supply voltage: 3 V to 3.6 V
  • Operating frequency: 8 MHz to 200 MHz
  • Low additive jitter (cycle-cycle): ±100 ps for 66 MHz to 200 MHz
  • Power-down mode available
    • Current consumption: < 20 µA in

      Power-down mode

  • 25-Ω on-chip series damping resistors
  • Industrial temperature range: –40°C to 85°C
  • Spread Spectrum Clock Compatible (SSC)
  • Packaged in
    • 9.9-mm × 3.91-mm, 16-pin SOIC (D)
    • 5.0-mm × 4.4-mm, 16-pin TSSOP (PW)

The CDCVF25081 is a high performance, low skew, low jitter, phased-locked loop clock driver. It uses a PLL to precisely align, in both frequency and phase, the output clocks to the input clock signal. The outputs are divided into 2 banks for a total of 8 buffered CLKIN outputs. The device automatically puts the outputs to a low state when no CLKIN signal is present (power down mode).

The S1 and S2 pins allow selection between PLL or bypassed PLL outputs. When left open, the outputs are disabled to a logic low state.

The part supports a fail-safe function. The device further incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.

The device operates in 3.3V supply environment and is characterized from –40°C to 85°C (ambient temperature).

The CDCVF25081 is a high performance, low skew, low jitter, phased-locked loop clock driver. It uses a PLL to precisely align, in both frequency and phase, the output clocks to the input clock signal. The outputs are divided into 2 banks for a total of 8 buffered CLKIN outputs. The device automatically puts the outputs to a low state when no CLKIN signal is present (power down mode).

The S1 and S2 pins allow selection between PLL or bypassed PLL outputs. When left open, the outputs are disabled to a logic low state.

The part supports a fail-safe function. The device further incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.

The device operates in 3.3V supply environment and is characterized from –40°C to 85°C (ambient temperature).
filter Find other Clock buffers
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet CDCVF25081 3.3-V Phased-Lock Loop Clock Driver datasheet (Rev. B) PDF | HTML 12 Jan 2022
Application note Using TI's CDCVF2310 and CDCVF25081 with TLK1501 Serial Transceiver 14 May 2003

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

CDCVF25081 IBIS Model

SCAC035.ZIP (12 KB) - IBIS Model
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 16 Ultra Librarian
TSSOP (PW) 16 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos