DS100BR111A
- Two Channel Repeaters for up to 10.3 Gbps
- DS100BR111 : 1x Bidirectional Lane
- DS100BR210: 2x Unidirectional Channels
- DS100BR111A : 1x Bidirectional Lane
- Low 65 mW/channel (Typical) Power Consumption,
with Option to Power Down Unused Channels - Advanced Signal Conditioning Features
- Receive Equalization up to +36 dB
- Transmit De-emphasis up to –12 dB
- Transmit VOD Control: 600 to 1200 mVp-p
- Low Residual DJ at 10.3 Gbps
- Programmable Via Pin Selection, EEPROM, or
SMBus Interface - Single Supply Voltage: 2.5 V or 3.3 V
- Flow-thru Pinout in 4 mm × 4 mm 24-pin
Leadless WQFN Package - 5 kV HBM ESD Rating
- –40 to 85°C Operating Temperature Range
The DS100BR111A is an extremely low power, high performance repeater designed to support serial links with data rates up to 10.3 Gbps. The DS100BR111A pinout is configured as one bidirectional lane (one transmit, one receive channel). The DS100BR111A inputs feature a powerful 4-stage continuous time linear equalizer (CTLE) to provide a boost of up to +36 dB at 5 GHz and open an input eye that is completely closed due to inter-symbol interference (ISI) induced by the interconnect mediums such as board traces or twin-axial copper cables. The transmitter features a programmable output de-emphasis driver with up to 12 dB and can drive output voltage levels from 600 mVp-p to 1200 mVp-p.
The programmable settings can be applied via pin control, SMBus protocol, or an external EEPROM. In the EEPROM mode, the configuration information is automatically loaded on power up, thereby eliminating the need for an external microprocessor or software driver. The DS100BR111A consumes just 65 mW/channel (typical), and allows the option to turn off unused channels. This ultra low power consumption eliminates the need for external heat sinks and simplifies thermal management in active cable applications.
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
* | Data sheet | DS100BR111A Ultra Low Power 10.3 Gbps 1-Lane Repeaters with Input Equalization and Output De-Emphasis datasheet (Rev. D) | PDF | HTML | 30 Jan 2015 |
Application note | Understanding EEPROM Programming for High Speed Repeaters and Mux Buffers | 09 Oct 2014 | ||
User guide | DS100BR111AEVK User Guide SMA Evaluation Kit | 09 Apr 2014 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
SIGCONARCHITECT-WRTE — SigCon Architect With RTE v2.0.0.8
Supported products & hardware
Products
PCIe, SAS & SATA ICs
Ethernet retimers, redrivers & mux-buffers
Serial digital interface (SDI) ICs
Hardware development
GUI for evaluation module (EVM)
Evaluation board
Interface adapter
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
TINA-TI — SPICE-based analog simulation program
Package | Pins | CAD symbols, footprints & 3D models |
---|---|---|
WQFN (RTW) | 24 | Ultra Librarian |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.