All trademarks are the property of their respective owners.
TheDS90C032 is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device supports data rates in excess of 155.5 Mbps (77.7 MHz) and uses Low Voltage Differential Signaling (LVDS) technology.
TheDS90C032 accepts low voltage (350 mV) differential input signals and translates them to CMOS (TTL compatible) output levels. The receiver supports a TRI-STATE function that may be used to multiplex outputs. The receiver also supports OPEN, shorted, and terminated (100Ω) input Failsafe with the addition of external failsafe biasing. Receiver output will be HIGH for both Failsafe conditions.
TheDS90C032 and companion line driver (DS90C031) provide a new alternative to high power pseudo-ECL devices for high speed point-to-point interface applications.
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | DS90C032 LVDS Quad CMOS Differential Line Receiver datasheet (Rev. D) | 12 Apr 2013 | |
| Application brief | How Far, How Fast Can You Operate LVDS Drivers and Receivers? | 03 Aug 2018 | ||
| Application brief | How to Terminate LVDS Connections with DC and AC Coupling | 16 May 2018 | ||
| More literature | Die D/S DS90C032 MD8 MW8 LVDS Quad CMOS Differential Line Receiver | 20 Dec 2012 | ||
| Application note | AN-1110 LVDS Quad Dynamic I CC vs Frequency | 15 May 2004 | ||
| Application note | An Overview of LVDS Technology | 05 Oct 1998 |
For additional terms or required resources, click any title below to view the detail page where available.
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| SOIC (D) | 16 | Ultra Librarian |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.