Home Interface High-speed SerDes FPD-Link SerDes
Home
Interface
High-speed SerDes
FPD-Link SerDes

DS90UR907Q-Q1

ACTIVE

5 - 65 MHz 24-bit Color FPD-Link to FPD-Link II Converter

Order now
Data sheet

DS90UR907Q-Q1

ACTIVE
Data sheet Order now

Product details

Function Serializer Color depth (bpp) 24 Input compatibility FPD-Link LVDS Output compatibility FPD-Link LVDS Features I2C Config Applications In-vehicle Infotainment (IVI) Signal conditioning Programmable Equalizer EMI reduction BIST Diagnostics BIST Rating Automotive Operating temperature range (°C) -40 to 105
Function Serializer Color depth (bpp) 24 Input compatibility FPD-Link LVDS Output compatibility FPD-Link LVDS Features I2C Config Applications In-vehicle Infotainment (IVI) Signal conditioning Programmable Equalizer EMI reduction BIST Diagnostics BIST Rating Automotive Operating temperature range (°C) -40 to 105
WQFN (NJK) 36 36 mm² 6 x 6
  • 5-MHz to 65-MHz Support (140-Mbps to 1.82-
    Gbps Serial Link)
  • 5-Channel (4 data + 1 clock) FPD-Link Receiver
    Inputs
  • AC-Coupled STP Interconnect up to 10 Meters in
    Length
  • Integrated Output Termination
  • At Speed Link BIST Mode
  • Optional I2C Compatible Serial Control Bus
  • RGB888 + VS, HS, DE support
  • Power-Down Mode Minimizes Power Dissipation
  • Randomizer/Scrambler – DC-Balanced Data
    Stream
  • Low EMI FPD-Link Input
  • Selectable Output VOD and Adjustable De-
    Emphasis
  • 1.8-V or 3.3-V Compatible Control Bus Interface
  • Automotive Grade Product: AEC-Q100 Grade 2
    Qualified
  • >8-kV HBM and ISO 10605 ESD Rating
  • Backward Compatible Mode for Operation With
    Older Generation Devices
  • 5-MHz to 65-MHz Support (140-Mbps to 1.82-
    Gbps Serial Link)
  • 5-Channel (4 data + 1 clock) FPD-Link Receiver
    Inputs
  • AC-Coupled STP Interconnect up to 10 Meters in
    Length
  • Integrated Output Termination
  • At Speed Link BIST Mode
  • Optional I2C Compatible Serial Control Bus
  • RGB888 + VS, HS, DE support
  • Power-Down Mode Minimizes Power Dissipation
  • Randomizer/Scrambler – DC-Balanced Data
    Stream
  • Low EMI FPD-Link Input
  • Selectable Output VOD and Adjustable De-
    Emphasis
  • 1.8-V or 3.3-V Compatible Control Bus Interface
  • Automotive Grade Product: AEC-Q100 Grade 2
    Qualified
  • >8-kV HBM and ISO 10605 ESD Rating
  • Backward Compatible Mode for Operation With
    Older Generation Devices

The DS90UR907Q-Q1 converts FPD-Link to FPD-Link II. It translates four LVDS data/control streams and one LVDS clock pair (FPD-Link) into a high-speed serialized interface (FPD-Link II) over a single pair. This serial bus scheme greatly eases system design by eliminating skew problems between clock and data, reduces the number of connector pins, reduces the interconnect size, weight, and cost, and overall eases PCB layout. In addition, internal DC balanced encoding is used to support AC-coupled interconnects.

The DS90UR907Q-Q1 converts, balances and level shifts four LVDS data/control streams, and embeds one LVDS clock pair (FPD-Link) to a serial stream (FPD-Link II). Up to 24 bits of RGB in the FPD-Link are serialized along with the three video control signals.

Serial transmission is optimized by a user selectable de-emphasis and differential output level select features. EMI is minimized by the use of low voltage differential signaling and spread spectrum clocking compatibility.

With fewer wires to the physical interface of the host, FPD-Link input with LVDS technology is ideal for high speed, low power and low EMI data transfer.

The device is offered in a 36-pin WQFN package and is specified over the automotive AEC-Q100 Grade 2 temperature range of –40°C to 105°C.

The DS90UR907Q-Q1 converts FPD-Link to FPD-Link II. It translates four LVDS data/control streams and one LVDS clock pair (FPD-Link) into a high-speed serialized interface (FPD-Link II) over a single pair. This serial bus scheme greatly eases system design by eliminating skew problems between clock and data, reduces the number of connector pins, reduces the interconnect size, weight, and cost, and overall eases PCB layout. In addition, internal DC balanced encoding is used to support AC-coupled interconnects.

The DS90UR907Q-Q1 converts, balances and level shifts four LVDS data/control streams, and embeds one LVDS clock pair (FPD-Link) to a serial stream (FPD-Link II). Up to 24 bits of RGB in the FPD-Link are serialized along with the three video control signals.

Serial transmission is optimized by a user selectable de-emphasis and differential output level select features. EMI is minimized by the use of low voltage differential signaling and spread spectrum clocking compatibility.

With fewer wires to the physical interface of the host, FPD-Link input with LVDS technology is ideal for high speed, low power and low EMI data transfer.

The device is offered in a 36-pin WQFN package and is specified over the automotive AEC-Q100 Grade 2 temperature range of –40°C to 105°C.
filter Find other FPD-Link SerDes
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 5
Type Title Date
* Data sheet DS90UR907Q-Q1 5 to 65-MHz, 24-Bit Color FPD-Link to FPD-Link II Converter datasheet (Rev. G) PDF | HTML 31 Dec 2015
Application note LVDS Repeaters and Crosspoints Extend the Reach of FPD-Link II Interfaces (Rev. A) 29 Apr 2013
Application note AN-1807 FPD-Link II Display SerDes Overview (Rev. B) 26 Apr 2013
Application note Extending the Reach of a FPD-Link II Interface with Cable Drivers and Equalizers (Rev. A) 26 Apr 2013
User guide DS90UR907Q-EVK FPD-Link to FPD-Link II Converter Evaluation Kit 26 Jan 2012

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

DS90UR907Q IBIS Model

SNLM116.ZIP (59 KB) - IBIS Model
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
View Options
Package Pins CAD symbols, footprints & 3D models
WQFN (NJK) 36 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos