LMK00804B-Q1

ACTIVE

Product details

Function Level translator, Single-ended Additive RMS jitter (typ) (fs) 40 Output frequency (max) (MHz) 350 Number of outputs 4 Output supply voltage (V) 1.5, 1.8, 2.5, 3.3 Core supply voltage (V) 3.3 Output skew (ps) 35 Features Glitch-free output clock, Level translation Operating temperature range (°C) -40 to 125 Rating Automotive Output type LVCMOS, LVTTL Input type HCSL, LVCMOS, LVDS, LVPECL, LVTTL
Function Level translator, Single-ended Additive RMS jitter (typ) (fs) 40 Output frequency (max) (MHz) 350 Number of outputs 4 Output supply voltage (V) 1.5, 1.8, 2.5, 3.3 Core supply voltage (V) 3.3 Output skew (ps) 35 Features Glitch-free output clock, Level translation Operating temperature range (°C) -40 to 125 Rating Automotive Output type LVCMOS, LVTTL Input type HCSL, LVCMOS, LVDS, LVPECL, LVTTL
VQFN (RGT) 16 9 mm² 3 x 3
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 1: –40°C to +125°C, TA
  • Four LVCMOS/LVTTL outputs supporting 1.5-V to 3.3-V levels
    • Additive jitter: 0.1-ps RMS (typical) at 40 MHz
    • Noise floor: –168 dBc/Hz (typical) at 40 MHz
    • Output frequency: 350 MHz (maximum)
    • Output skew: 35 ps (maximum)
    • Part-to-part skew: 550 ps (maximum)
  • Two selectable inputs
    • CLK_P, CLK_N pair accepts LVPECL, LVDS, HCSL, SSTL, LVHSTL, or LVCMOS/LVTTL
    • LVCMOS_CLK accepts LVCMOS/LVTTL
  • Synchronous clock enable
  • Core/output power supplies:
    • 3.3 V/3.3 V
    • 3.3 V/2.5 V
    • 3.3 V/1.8 V
    • 3.3 V/1.5 V
  • Package: 16-pin VQFN
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 1: –40°C to +125°C, TA
  • Four LVCMOS/LVTTL outputs supporting 1.5-V to 3.3-V levels
    • Additive jitter: 0.1-ps RMS (typical) at 40 MHz
    • Noise floor: –168 dBc/Hz (typical) at 40 MHz
    • Output frequency: 350 MHz (maximum)
    • Output skew: 35 ps (maximum)
    • Part-to-part skew: 550 ps (maximum)
  • Two selectable inputs
    • CLK_P, CLK_N pair accepts LVPECL, LVDS, HCSL, SSTL, LVHSTL, or LVCMOS/LVTTL
    • LVCMOS_CLK accepts LVCMOS/LVTTL
  • Synchronous clock enable
  • Core/output power supplies:
    • 3.3 V/3.3 V
    • 3.3 V/2.5 V
    • 3.3 V/1.8 V
    • 3.3 V/1.5 V
  • Package: 16-pin VQFN

The LMK00804B-Q1 is a high-performance clock fan-out buffer and level translator that can distribute up to four LVCMOS/LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels) from one of two selectable inputs that can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable terminal is asserted or deasserted. The outputs are held in logic low state when the clock is disabled. The LMK00804B-Q1 can also distribute a low-jitter clock across four transceivers and can improve the overall target detection and resolution in a cascaded mmWave radar system.

The LMK00804B-Q1 is a high-performance clock fan-out buffer and level translator that can distribute up to four LVCMOS/LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels) from one of two selectable inputs that can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable terminal is asserted or deasserted. The outputs are held in logic low state when the clock is disabled. The LMK00804B-Q1 can also distribute a low-jitter clock across four transceivers and can improve the overall target detection and resolution in a cascaded mmWave radar system.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 3
Type Title Date
* Data sheet LMK00804B-Q1 1.5-V to 3.3-V, 1-to-4 High-Performance LVCMOS Fan-Out Buffer and Level Translator datasheet (Rev. B) PDF | HTML 26 Aug 2019
Functional safety information LMK00804B-Q1 Functional Safety, FIT Rate, Failure Mode Distribution and Pin FMA PDF | HTML 01 Dec 2021
EVM User's guide LMK00804B-Q1EVM User’s guide (Rev. A) 26 Aug 2019

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

LMK00804B-Q1EVM — 4-output low-jitter differential/LVCMOS-to-LVCMOS fan-out buffer evaluation board

The LMK00804B-Q1 is a low skew, high performance clock fan-out buffer, which distributes up to four LVCMOS/LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels).  The clocks are derived from one of two selectable inputs, which can accept differential or single-ended input signals. The (...)
User guide: PDF
Not available on TI.com
Simulation model

LMK00804B-Q1 IBIS Model

SNAM230.ZIP (55 KB) - IBIS Model
Design tool

CLOCK-TREE-ARCHITECT — Clock tree architect programming software

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Reference designs

TIDEP-01012 — Imaging radar using cascaded mmWave sensor reference design

The cascade development kit has two main use cases:
  1. To use the MMWCAS-DSP-EVM as a capture card to fully evaluate the AWR2243 four-chip cascade performance by using the mmWave studio tool, please read the TIDEP-01012 design guide.
  2. To use the MMWCAS-DSP-EVM to develop radar real time SW application, (...)
Design guide: PDF
Schematic: PDF
Package Pins CAD symbols, footprints & 3D models
VQFN (RGT) 16 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos