The SNx4HC138 devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories using a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | SNx4HC138 3-Line To 8-Line Decoders/Demultiplexers datasheet (Rev. G) | PDF | HTML | 08 Oct 2021 |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.