TFP401A-EP

ACTIVE

Enhanced product Panelbus DVI receiver 165MHz, HSYNC fix

Product details

Type Bridge Protocols DVI, HDMI Rating HiRel Enhanced Product Speed (max) (Gbpp) 3.96 Supply voltage (V) 3.3 Operating temperature range (°C) -55 to 125
Type Bridge Protocols DVI, HDMI Rating HiRel Enhanced Product Speed (max) (Gbpp) 3.96 Supply voltage (V) 3.3 Operating temperature range (°C) -55 to 125
HTQFP (PZP) 100 256 mm² 16 x 16
  • Supports Pixel Rates Up to 165 MHz (including 1080p and WUXGA at 60Hz)
  • Digital Visual Interface (DVI) Specification Compliant(1)
  • True-Color, 24 Bit/Pixel, 16.7M Colors at One or Two Pixels Per Clock
  • Laser Trimmed Internal Termination Resistors for Optimum Fixed Impedance Matching
  • Skew Tolerant Up to One Pixel Clock Cycle
  • 4x Over-Sampling
  • Reduced Power Consumption - 1.8 V Core Operation With 3.3 V I/Os and Supplies(2)
  • Reduced Ground Bounce Using Time-Staggered Pixel Outputs
  • Low Noise and Power Dissipation Using TI PowerPAD Packaging
  • Advanced Technology Using TI 0.18-mm EPIC-5 CMOS Process
  • TFP401A Incorporates HSYNC Jitter(3)
  • SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS
    • Controlled Baseline
    • One Assembly/Test Site
    • One Fabrication Site
    • Available in Military (–55°C/125°C) Temperature Range (Custom temperature ranges available)
    • Extended Product Life Cycle
    • Extended Product-Change Notification
    • Product Traceability

(1) The Digital Visual Interface Specification, DVI, is an industry standard developed by the Digital Display Working Group (DDWG) for high-speed digital connection to digital displays. The TFP401A is compliant to the DVI Specification Rev. 1.0.
(2) The TFP401A has an internal voltage regulator that provides the 1.8-V core power supply from the externally supplied 3.3-V supplies.
(3) Immunity The TFP401A incorporates additional circuitry to create a stable HSYNC from DVI transmitters that introduce undesirable jitter on the transmitted HSYNC signal.
PanelBus, PowerPAD, EPIC-5 are trademarks of Texas Instruments.

  • Supports Pixel Rates Up to 165 MHz (including 1080p and WUXGA at 60Hz)
  • Digital Visual Interface (DVI) Specification Compliant(1)
  • True-Color, 24 Bit/Pixel, 16.7M Colors at One or Two Pixels Per Clock
  • Laser Trimmed Internal Termination Resistors for Optimum Fixed Impedance Matching
  • Skew Tolerant Up to One Pixel Clock Cycle
  • 4x Over-Sampling
  • Reduced Power Consumption - 1.8 V Core Operation With 3.3 V I/Os and Supplies(2)
  • Reduced Ground Bounce Using Time-Staggered Pixel Outputs
  • Low Noise and Power Dissipation Using TI PowerPAD Packaging
  • Advanced Technology Using TI 0.18-mm EPIC-5 CMOS Process
  • TFP401A Incorporates HSYNC Jitter(3)
  • SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS
    • Controlled Baseline
    • One Assembly/Test Site
    • One Fabrication Site
    • Available in Military (–55°C/125°C) Temperature Range (Custom temperature ranges available)
    • Extended Product Life Cycle
    • Extended Product-Change Notification
    • Product Traceability

(1) The Digital Visual Interface Specification, DVI, is an industry standard developed by the Digital Display Working Group (DDWG) for high-speed digital connection to digital displays. The TFP401A is compliant to the DVI Specification Rev. 1.0.
(2) The TFP401A has an internal voltage regulator that provides the 1.8-V core power supply from the externally supplied 3.3-V supplies.
(3) Immunity The TFP401A incorporates additional circuitry to create a stable HSYNC from DVI transmitters that introduce undesirable jitter on the transmitted HSYNC signal.
PanelBus, PowerPAD, EPIC-5 are trademarks of Texas Instruments.

The Texas Instruments TFP401A is a TI PanelBus™ flat panel display product, part of a comprehensive family of end-to-end DVI 1.0 compliant solutions. Targeted primarily at desktop LCD monitors and digital projectors, the TFP401A finds applications in any design requiring high-speed digital interface. The TFP401A supports display resolutions up to 1080p and WUXGA in 24-bit true color pixel format. The TFP401A offers design flexibility to drive one or two pixels per clock, supports TFT or DSTN panels, and provides an option for time staggered pixel outputs for reduced ground bounce. PowerPAD™ advanced packaging technology results in best of class power dissipation, footprint, and ultra-low ground inductance. The TFP401A combines PanelBus™ circuit innovation with TI–s advanced 0.18-mm EPIC-5™ CMOS process technology, along with TI PowerPAD™ package technology to achieve a reliable, low-powered, low-noise, high-speed digital interface solution.

The Texas Instruments TFP401A is a TI PanelBus™ flat panel display product, part of a comprehensive family of end-to-end DVI 1.0 compliant solutions. Targeted primarily at desktop LCD monitors and digital projectors, the TFP401A finds applications in any design requiring high-speed digital interface. The TFP401A supports display resolutions up to 1080p and WUXGA in 24-bit true color pixel format. The TFP401A offers design flexibility to drive one or two pixels per clock, supports TFT or DSTN panels, and provides an option for time staggered pixel outputs for reduced ground bounce. PowerPAD™ advanced packaging technology results in best of class power dissipation, footprint, and ultra-low ground inductance. The TFP401A combines PanelBus™ circuit innovation with TI–s advanced 0.18-mm EPIC-5™ CMOS process technology, along with TI PowerPAD™ package technology to achieve a reliable, low-powered, low-noise, high-speed digital interface solution.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 5
Type Title Date
* Data sheet TI PanelBus Digital Receiver. datasheet (Rev. A) 14 Jul 2011
* Errata TFP101(A), TFP201(A), TFP401(A) Errata 11 Nov 2003
* Errata TFP101/A, TFP201/A, TFP401/A, TFP403 Data Sheet Errata 27 Jun 2003
* VID TFP401A-EP VID V6209627 21 Jun 2016
Application note How to Bridge HDMI/DVI to LVDS/OLDI (Rev. C) 07 Jun 2018

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

TFP401AEP IBIS Model

SLDM002.ZIP (33 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins CAD symbols, footprints & 3D models
HTQFP (PZP) 100 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos