TPS53819A

ACTIVE

3-V to 28-V, 40-A, synchronous D-CAP2 buck controller with PMBus

Product details

Vin (min) (V) 3 Vin (max) (V) 28 Iout (max) (A) 40 Operating temperature range (°C) -40 to 85 Control mode D-CAP2 Topology Buck Rating Catalog Vout (min) (V) 0.6 Vout (max) (V) 5.5 Features Adjustable current limit, Dynamic Voltage Scaling, Enable, Light Load Efficiency, PMBus, Power good, Pre-Bias Start-Up, Synchronous Rectification Iq (typ) (µA) 920 Duty cycle (max) (%) 90 Number of phases 1
Vin (min) (V) 3 Vin (max) (V) 28 Iout (max) (A) 40 Operating temperature range (°C) -40 to 85 Control mode D-CAP2 Topology Buck Rating Catalog Vout (min) (V) 0.6 Vout (max) (V) 5.5 Features Adjustable current limit, Dynamic Voltage Scaling, Enable, Light Load Efficiency, PMBus, Power good, Pre-Bias Start-Up, Synchronous Rectification Iq (typ) (µA) 920 Duty cycle (max) (%) 90 Number of phases 1
VQFN (RGT) 16 9 mm² 3 x 3
  • Conversion Input Voltage 3 V to 28 V
  • VDD input voltage 4.5 V to 28 V
  • Output voltage 0.6 V to 5.5 V
  • Supports all ceramic output capacitors
  • Reference voltage: 600 mV ±0.5% tolerance
  • ±9% Voltage adjustment with PMBus™
  • Built-in 5-V LDO
  • D-CAP2™ mode with 100-ns load-step response
  • Auto-skip Eco-mode™ for light-load efficiency
  • Adaptive on-time control architecture with eight selectable frequencies using PMBus
  • Supports voltage margining using PMBus
  • Programmable soft-start time using PMBus
  • Programmable power-on delay using PMBus
  • Programmable VDD UVLO level using PMBus
  • Fault report using PMBus
  • Pre-charged start-up capability
  • Built-In output discharge
  • Power-good output with programmable delay
  • Internal overvoltage, undervoltage, and overcurrent limit protections
  • Thermal shutdown (non-latch)
  • 3 mm × 3 mm, 16-pin, QFN package
  • Create a custom design using the TPS53819A with the WEBENCH® Power Designer
  • Conversion Input Voltage 3 V to 28 V
  • VDD input voltage 4.5 V to 28 V
  • Output voltage 0.6 V to 5.5 V
  • Supports all ceramic output capacitors
  • Reference voltage: 600 mV ±0.5% tolerance
  • ±9% Voltage adjustment with PMBus™
  • Built-in 5-V LDO
  • D-CAP2™ mode with 100-ns load-step response
  • Auto-skip Eco-mode™ for light-load efficiency
  • Adaptive on-time control architecture with eight selectable frequencies using PMBus
  • Supports voltage margining using PMBus
  • Programmable soft-start time using PMBus
  • Programmable power-on delay using PMBus
  • Programmable VDD UVLO level using PMBus
  • Fault report using PMBus
  • Pre-charged start-up capability
  • Built-In output discharge
  • Power-good output with programmable delay
  • Internal overvoltage, undervoltage, and overcurrent limit protections
  • Thermal shutdown (non-latch)
  • 3 mm × 3 mm, 16-pin, QFN package
  • Create a custom design using the TPS53819A with the WEBENCH® Power Designer

The TPS53819A device is a small-sized, single buck controller with adaptive on-time D-CAP2 mode control and PMBus. The device is suitable for low output voltage and high current, system power rail, or similar point-of-load (POL) power supply in digital consumer products. Small package with minimal pin-count saves space on the PCB, while the programmability and fault report via PMBus simplify the power supply design. The skip-mode at light-load condition combined with strong gate drivers and low-side FET on-resistance (RDS(on)) current sensing can support low-loss and high efficiency operation, over a broad load range. The conversion input voltage, which is the high-side FET drain voltage, ranges from 3 V to 28 V. The supply voltage (VDD) is from 4.5 V to 28 V. The output voltage ranges from 0.6 V to 5.5 V. The device is available in a 16-pin, QFN package and is specified from –40°C to +85°C.

The TPS53819A device is a small-sized, single buck controller with adaptive on-time D-CAP2 mode control and PMBus. The device is suitable for low output voltage and high current, system power rail, or similar point-of-load (POL) power supply in digital consumer products. Small package with minimal pin-count saves space on the PCB, while the programmability and fault report via PMBus simplify the power supply design. The skip-mode at light-load condition combined with strong gate drivers and low-side FET on-resistance (RDS(on)) current sensing can support low-loss and high efficiency operation, over a broad load range. The conversion input voltage, which is the high-side FET drain voltage, ranges from 3 V to 28 V. The supply voltage (VDD) is from 4.5 V to 28 V. The output voltage ranges from 0.6 V to 5.5 V. The device is available in a 16-pin, QFN package and is specified from –40°C to +85°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 5
Type Title Date
* Data sheet TPS53819A 3-V to 28-V Input, 40-A, Eco-Mode™, D-CAP2™ Synchronous Buck Controller With PMBus™ datasheet (Rev. B) PDF | HTML 05 Apr 2019
User guide TPS53819A Buck Controller Evaluation Module User's Guide (Rev. B) PDF | HTML 08 Nov 2021
Application note Programming the TPS53819A 3-V to 28-V Input, 40-A, Eco-mode™, D-CAP2™ 05 May 2020
White paper Power solution options for data center applications (Rev. A) 27 Feb 2020
Technical article Select the correct PMBus POL solution for your application PDF | HTML 03 Aug 2015

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

TPS53819AEVM-123 — TPS53819A Evaluation Module

The Texas Instruments TPS53819AEVM-123 evaluation module (EVM) helps designers evaluate the performance of the TPS53819A High Performance, Single Synchronous Step-Down Controller with PMBus. If a designer wants to communicate with this EVM from a Windows-based PC, a separate USB Interface Adapter (...)
User guide: PDF | HTML
Not available on TI.com
Simulation model

TPS53819A TINA-TI Reference Design

SLUM546.TSC (867 KB) - TINA-TI Reference Design
Simulation model

TPS53819A TINA-TI Transient Spice Model

SLUM545.ZIP (76 KB) - TINA-TI Spice Model
Simulation model

TPS53819A Unencrypted PSpice Transient Model Package (Rev. A)

SLUM349A.ZIP (40 KB) - PSpice Model
Package Pins CAD symbols, footprints & 3D models
VQFN (RGT) 16 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos