The HSMC-ADC-Bridge passive interconnect board enables the output of TI’s LVDS output high speed ADCs to be directly connected to a standard HSMC interconnect header, a typical input on the latest Altera FPGA EVMs. This enables users of TI’s high speed data converter EVMs to directly interface to Altera FPGA’s for prototyping purposes, saving the time and cost of producing a custom prototyping board.
| Type | Title | Date | ||
|---|---|---|---|---|
| Certificate | HSMC-ADC-BRIDGE EU Declaration of Conformity (DoC) | 02 Jan 2019 | ||
| More literature | TI and Altera Ease Design Process with Compatible Evaluation Tools | 25 Apr 2011 |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.