

**[LMH1981](http://www.ti.com/product/lmh1981?qgpn=lmh1981)**

**[www.ti.com](http://www.ti.com)** SNLS214H –APRIL 2006–REVISED MARCH 2013

# **LMH1981 Multi-Format Video Sync Separator**

**Check for Samples: [LMH1981](http://www.ti.com/product/lmh1981#samples)**

- **<sup>2</sup>• Standard Analog Video Sync Separation for** 1080I/P/PsF from Composite Video (CVBS), applications, such as bioadcast and p<br>S-Video (Y/C), and Component Video
- 
- 
- 
- 
- **• Automatic Video Format Detection**
- 
- 

- 
- 
- 
- 
- **Recorders (DVR) range of −40°C to +85°C.**
- **• Video Displays**

#### **Connection Diagram**

### **<sup>1</sup>FEATURES DESCRIPTION**

The LMH1981 is a high performance multi-format sync separator ideal for use in a wide range of video **NTSC, PAL, 480I/P, 576I/P, 720P, and**

**(YP<sub>B</sub>P<sub>R</sub>/GBR) Interfaces BPBPR***E***D***ED***<b>BEDBED***i*B**EDBEDBEDEDEDEDEDED** signals with either bi-level or tri-level sync, and the **• Bi-Level & Tri-Level Sync Compatible** outputs provide all of the critical timing signals in **• Composite, Horizontal, and Vertical Sync** CMOS logic, which swing from rail-to-rail (VCC and GND) including Composite, Horizontal, and Vertical **• Burst/Back Porch Timing, Odd/Even Field, and** Syncs, Burst/Back Porch Timing, Odd/Even Field, **Video Format Outputs Contract Contract** jitter on its leading (falling) edge, minimizing external **FILM SUPER CONTER SUPER CONTERNS IS CONTERNATED SUPER CONTERNS ISSUES CONTERNS OF HS USES OF HS SUPPORT CONTERNS CIRCUITY needed to clean and reduce jitter in subsequent clock generation stages.** 

The LMH1981 automatically detects the input video **• 50% Sync Slicing for Video Inputs from 0.5 VPP** format, eliminating the need for programming using a microcontroller, and applies precise 50% sync slicing **9.3V** to 5V Supply Operation **the EXT and ST 2018** to ensure accurate sync extraction at O<sub>H</sub>, even for inputs with irregular amplitude from improper **APPLICATIONS** termination or transmission loss. Its unique Video Format Output conveys the total horizontal line count **• Broadcast and Professional Video Equipment** per field as an 11-bit binary serial data stream, which **• HDTV/DTV Systems** can be decoded by the video system to determine the input video format and enable dynamic adjustment of **• Genlock Circuits** system parameters, i.e.: color space or scaler **•• Video Capture Devices**<br>•• **Conversions.** The LMH1981 is available in a 14-pin<br>•• TSSOP package and operates over a temperature **FSSOP** package and operates over a temperature







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

#### SNLS214H –APRIL 2006–REVISED MARCH 2013 **[www.ti.com](http://www.ti.com)**

**TRUMENTS** 





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **Absolute Maximum Ratings (1)(2)(3)**



(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics Tables.

All voltages are measured with respect to GND, unless otherwise specified.

(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(4) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

(5) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

### **Operating Ratings (1)**



(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics Tables.

(2) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.



**[www.ti.com](http://www.ti.com)** SNLS214H –APRIL 2006–REVISED MARCH 2013

### **Electrical Characteristics (1)**

Unless otherwise specified, all limits are ensured for T<sub>A</sub> = 25°C, V<sub>CC</sub> = V<sub>CC1</sub> = V<sub>CC2</sub> = V<sub>CC3</sub> = 3.3V, R<sub>EXT</sub> = 10 kΩ 1%, R<sup>L</sup> = 10 kΩ, C<sup>L</sup> < 10 pF.**Boldface** limits apply at the temperature extremes. See [Figure](#page-3-0) 2.



(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ .

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using the Statistical Quality Control (SQC) method.

(3) Typical values represent the most likely parametric norm at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) V<sub>IN-AMPL</sub> plus V<sub>IN-CLAMP</sub> should not exceed V<sub>CC</sub>.<br>(5) Tested with 480I signal.

(6) Maximum voltage offset between 2 consecutive input horizontal sync tips must be less than 25 mV<sub>PP</sub>.<br>(7) Tested with 720P signal.

Tested with 720P signal.

(8) Outputs are negative-polarity logic signal, except for odd/even field and video format outputs.

SNLS214H –APRIL 2006–REVISED MARCH 2013 **[www.ti.com](http://www.ti.com)**

**NSTRUMENTS** 

**FXAS** 





**Figure 2. Test Circuit**

<span id="page-3-0"></span>The LMH1981 test circuit is shown in [Figure](#page-3-0) 2. The video generator should provide a low-noise, broadcastquality signal over 75Ω coaxial cable which should be impedance-matched with a 75Ω load termination resistor to prevent unwanted signal distortion. The output waveforms should be monitored using a low-capacitance probe on an oscilloscope with at least 500 MHz bandwidth. See PCB LAYOUT [CONSIDERATIONS](#page-17-0) for more information about signal and supply trace routing and component placement.



**[www.ti.com](http://www.ti.com)** SNLS214H –APRIL 2006–REVISED MARCH 2013

### **SDTV Vertical Interval Timing (NTSC, PAL, 480I, 576I)**





<span id="page-4-0"></span>

<span id="page-4-1"></span>

**TEXAS INSTRUMENTS** 

SNLS214H –APRIL 2006–REVISED MARCH 2013 **[www.ti.com](http://www.ti.com)**







### <span id="page-5-0"></span>**HDTV Vertical Interval Timing (720P, 1080P)**



<span id="page-5-1"></span>



**[LMH1981](http://www.ti.com/product/lmh1981?qgpn=lmh1981)**

**[www.ti.com](http://www.ti.com)** SNLS214H –APRIL 2006–REVISED MARCH 2013





<span id="page-6-0"></span>

<span id="page-6-1"></span>**Figure 8. 1080I Field 2 Vertical Interval**

SNLS214H –APRIL 2006–REVISED MARCH 2013 **[www.ti.com](http://www.ti.com)**

**NSTRUMENTS** 

**EXAS** 

#### **SD/EDTV Horizontal Interval Timing**



<span id="page-7-0"></span>**Figure 9. SD/EDTV Horizontal Interval with Bi-level Sync**

#### **[www.ti.com](http://www.ti.com)** SNLS214H –APRIL 2006–REVISED MARCH 2013



#### **Table 1. SDTV Horizontal Interval Timing Characteristics (NTSC, PAL, 480I, 576I)(1)(2)**

(1) Note: HSync propagation delay variation less than  $\pm 3$  ns (typ) over 0°C to 70°C temperature range.

(2)  $V_{CC} = 3.3V$ ,  $T_A = 25^{\circ}C$ 





#### **HDTV Horizontal Interval Timing**



<span id="page-8-0"></span>

Texas<br>Instruments

SNLS214H –APRIL 2006–REVISED MARCH 2013 **[www.ti.com](http://www.ti.com)**

### **Table 3. HDTV Horizontal Interval Timing Characteristics (720P, 1080I)(1)**



(1)  $V_{CC} = 3.3V$ ,  $T_A = 25^{\circ}C$ 



### **APPLICATION INFORMATION**

#### **GENERAL DESCRIPTION**

The LMH1981 is designed to extract the timing information from various video formats with vertical serration and output the syncs and relevant timing signals in CMOS logic. Its high performance, advanced features and easy application make it ideal for broadcast and professional video systems where low jitter is a crucial parameter. The device can operate from a supply voltage between 3.3V and 5V. The only required external components are bypass capacitors at the power supply pins, an input coupling capacitor at pin 4, and a precision  $R_{FXT}$  resistor at pin 1. Refer to the test circuit in [Figure](#page-3-0) 2.

#### **REXT Resistor**

The  $R_{FXT}$  external resistor establishes the internal bias current and precise reference voltage for the LMH1981. For optimal performance,  $R_{EXT}$  should be a 10 kΩ 1% precision resistor with a low temperature coefficient to ensure proper operation over a wide temperature range. Using a  $R_{EXT}$  resistor with less precision may result in reduced performance (like worse jitter performance, increased propagation delay variation, or reduced input sync amplitude range) against temperature, supply voltage, input signal, or part-to-part variations.

#### **NOTE**

The  $R_{EXT}$  resistor serves a different function than the " $R_{SET}$  resistor" used in the LM1881 sync separator. In the older LM1881, the  $R_{\text{SET}}$  value was adjusted to accommodate different input line rates. For the LMH1981, the  $R_{\text{EXT}}$  value is fixed, and the device automatically detects the input line rate to support various video formats without electrical or physical intervention.

#### **Automatic Format Detection and Switching**

Automatic format detection eliminates the need for external programming via a microcontroller or  $R_{SET}$  resistor. The device outputs will respond correctly to video format switching after a sufficient start-up time has been satisfied. Unlike other sync separators, the LMH1981 does not require the power to be cycled in order to ensure correct outputs after a significant change to the input signal. See [START-UP](#page-11-0) TIME for more details.

#### **50% Sync Slicing**

The LMH1981 features 50% sync slicing on HSync to provide accurate sync separation for video input amplitudes from 0.5  $V_{\text{PP}}$  to 2  $V_{\text{PP}}$ , which enables excellent HSync jitter performance even for improperly terminated or attenuated source signals and stability against variations in temperature. The sync separator is compatible with SD/EDTV bi-level and HDTV tri-level sync inputs. Bi-level syncs will be sliced at the 50% point between the video blanking level and negative sync tip, indicated by the input's sync timing reference or "O<sub>H</sub>" in [Figure](#page-7-0) 9. Tri-level syncs will be sliced at the 50% point between the negative and positive sync tips (or positive zero-crossing), indicated by  $O_H$  in [Figure](#page-8-0) 10.

#### **VIDEO INPUT**

The LMH1981 supports sync separation for CVBS, Y (luma) from Y/C and  $YP_BP_R$  and G (sync on green) from GBR with either bi-level or tri-level sync, as specified in the following video standards.

- Composite Video (CVBS) and S-Video (Y/C):
	- SDTV: SMPTE 170M (NTSC), ITU-R BT.470 (PAL)
- Component Video (YP<sub>B</sub>P<sub>R</sub>/GBR):
	- SDTV: SMPTE 125M, SMPTE 267M, ITU-R BT.601 (480I, 576I)
	- EDTV: ITU-R BT.1358 (480P, 576P)
	- HDTV: SMPTE 296M (720P), SMPTE 274M (1080I/P), SMPTE RP 211 (1080PsF)

The LMH1981 does not support RGB formats that conform to VESA standards used for PC graphics.

#### SNLS214H –APRIL 2006–REVISED MARCH 2013 **[www.ti.com](http://www.ti.com)**



#### **Input Termination**

The video source should be load terminated with a 75 $\Omega$  resistor to ensure correct video signal amplitude and minimize signal distortion due to reflections. In extreme cases, the LMH1981 can handle unterminated or doubleterminated input conditions, assuming 1  $V_{\text{PP}}$  signal amplitude for normal terminated video.

#### **Input Coupling Capacitor**

The input signal should be AC coupled to the  $V_{\text{IN}}$  (pin 4) of the LMH1981 with a properly chosen coupling capacitor,  $C_{IN}$ .

The primary consideration in choosing  $C_{\text{IN}}$  is whether the LMH1981 will interface with video sources using an AC-coupled output stage. If AC-coupled video sources are expected in the end-application, then it's recommended to choose a small  $C_{IN}$  value such as 0.01  $\mu$ F as prescribed in the next section. Other considerations such as HSync jitter performance and start-up time are practically fixed by the limited range of small  $C_{\text{IN}}$  values. It's important to note that video sources with AC-coupled outputs will introduce videodependent jitter that cannot be remedied by the sync separator; moreover, this type of jitter is not prevalent in sources with DC-coupled input/output stages.

When only DC-coupled video sources are expected, a larger  $C_{\text{IN}}$  value can be chosen to minimize voltage droop and thus improve HSync jitter at the expense of increased start-up time as explained in [START-UP](#page-11-0) TIME. A typical C<sub>IN</sub> value such as 1 µF will give excellent jitter performance and reasonable start-up time using a broadcast-quality DC-coupled video generator. For applications where low HSync jitter is not critical,  $C_{\text{IN}}$  can be a small value to reduce start-up time.

#### <span id="page-11-0"></span>**START-UP TIME**

When there is a significant change to the video input signal, such as sudden signal switching, signal attenuation (i.e.: additional termination via loop through) or signal gain (i.e.: disconnected end-of-line termination), the quiescent operation of the LMH1981 will be disrupted. During this dynamic input condition, the LMH1981 outputs may not be correct but will recover to valid signals after a predictable start-up time, which consists of an adjustable input settling time and a predetermined "sync lock time".

#### **Input Settling Time and Coupling Capacitor Selection**

Following a significant input condition, the negative sync tip of the AC-coupled signal settles to the input clamp voltage as the coupling capacitor,  $C_{\text{IN}}$ , recovers a quiescent DC voltage via the dynamic clamp current. Because  $C_{\text{IN}}$  determines the input settling time, its capacitance value is critical when minimizing overall start-up time.

For example, a settling time of 8 ms can be expected for a typical  $C_{\text{IN}}$  value of 1 µF when switching in a standard NTSC signal with no prior input. A smaller value yields shorter settling time at the expense of increased line droop voltage and consequently higher HSync jitter, whereas a larger one gives lower jitter but longer settling time. Settling time is proportional to the value of  $C_{\text{IN}}$ , so doubling  $C_{\text{IN}}$  will also double the settling time.

The value of  $C_{\text{IN}}$  is a tradeoff between start-up time and jitter performance and therefore should be evaluated based on the application requirements. [Figure](#page-12-0) 11 shows a graph of typical input-referred HSync jitter vs.  $C_{\text{IN}}$ values to use as a guideline. Refer to [Horizontal](#page-13-0) Sync Output for more about jitter performance.



#### **[www.ti.com](http://www.ti.com)** SNLS214H –APRIL 2006–REVISED MARCH 2013





**Figure 11. Typical HSync Jitter vs. CIN Values**

#### <span id="page-12-0"></span>**Sync Lock Time**

In addition to settling time, the LMH1981 has a predetermined sync lock time,  $T_{SYNC\text{-}Lock}$ , before the outputs are correct. Once the AC-coupled input has settled enough, the LMH1981 needs time to detect the valid video signal and resolve the blanking & sync tip levels for 50% sync slicing before the output signals are correct.

For practical values of C<sub>IN</sub>, T<sub>SYNC-LOCK</sub> is typically less than 1 or 2 video fields in duration starting from the 1st valid VSync output pulse to the valid HSync pulses beginning thereafter. VSync and HSync pulses are considered valid when they align correctly with the input's vertical and horizontal sync intervals. Note that the start-up time may vary depending on the video duty cycle, average picture level variations, and start point of video relative to the vertical sync interval.

It is recommended for the outputs to be applied to the system after the start-up time is satisfied and outputs are valid. For example, the oscilloscope screenshot in [Figure](#page-12-1) 12 shows a typical start-up time of about 13.5 ms from when an NTSC signal is switched in (no previous input) to when the LMH1981 outputs are valid.



<span id="page-12-1"></span>**Figure 12. Typical Start-Up Time for NTSC Input to LMH1981 via 1 µF Coupling Capacitor**

#### SNLS214H –APRIL 2006–REVISED MARCH 2013 **[www.ti.com](http://www.ti.com)**



## **LOGIC OUTPUTS**

In the absence of a video input signal, the LMH1981 outputs are logic high except for the odd/even field and video format outputs, which are both undefined, and the composite sync output.

#### **Composite Sync Output**

CSOUT (pin 12) simply reproduces the video input sync pulses below the video blanking level. This is obtained by clamping the video signal sync tip to the internal clamp voltage at  $V_{\text{IN}}$  and extracting the resultant composite sync signal, or CSync. For both bi-level and tri-level syncs, CSync's negative-going leading edge is derived from the input's negative-going leading edge with a propagation delay.

#### <span id="page-13-0"></span>**Horizontal Sync Output**

HSOUT (pin 7) produces a negative-polarity horizontal sync signal, or HSync, with very low jitter on its negativegoing leading edge (reference edge) using precise 50% sync slicing. For bi-level and tri-level sync signals, the horizontal sync leading edge is triggered from the input's sync reference,  $O_H$ , with a propagation delay.

HSync was optimized for excellent jitter performance on its leading edge because most video systems are negative-edge triggered. When HSync is used in a positive-edge triggered system, like an FPGA PLL input, it must be inverted beforehand to produce positive-going leading edges. The trailing edge of HSync should **never** be used as the reference or triggered edge. This is because the trailing edges of HSync are reconstructed for the broad serration pulses during the vertical interval.

<span id="page-13-1"></span>HSync's typical peak-to-peak jitter can be measured using the input-referred jitter test methodology on a realtime digital oscilloscope by triggering at or near the input's  $O<sub>H</sub>$  reference and monitoring HSync's leading edge with 4-sec. variable persistence. This is one way to measure HSync's typical peak-to-peak jitter in the time domain. [Figure](#page-13-1) 13 and [Figure](#page-13-1) 14 show oscilloscope screenshots demonstrating very low jitter on HSync's leading edge for 1080I tri-level sync and PAL Black Burst inputs, respectively, from a Tek TG700-AWVG7/AVG7 video generator with DC-coupled outputs and with LMH1981  $V_{CC} = 3.3V$ .



**Figure 13. Typical HSync Jitter for 1080I Input Figure 14. Typical HSync Jitter for PAL Input Upper: Horizontal Sync Leading Edge (Reference) Upper: Horizontal Sync Leading Edge (Reference)**



**Lower: Zoomed In — 400 ps/DIV, 25 mV/DIV Lower: Zoomed In — 1000 ps/DIV, 25 mV/DIV**

#### **Vertical Sync Output**

VSOUT (pin 8) produces a negative-polarity vertical sync signal, or VSync. VSync's negative-going leading edge is derived from the 50% point of the first vertical serration pulse with a propagation delay, and its output pulse width,  $T_{V\text{SOLUTION}}$ , spans approximately three horizontal periods (3H).

#### **Burst/Back Porch Timing Output**

BPOUT (pin 13) provides a negative-polarity burst/back porch signal, which is pulsed low for a fixed width during the back porch interval following the input's sync pulse. The burst/back porch timing pulse is useful as a burst gate signal for NTSC/PAL color burst synchronization and as a clamp signal for black level clamping (DC restoration) and sync stripping applications.



For SDTV formats, the back porch pulse's negative-going leading edge is derived from the input's positive-going sync edge with a propagation delay, and the pulse width spans an appropriate duration of the color burst envelope for NTSC/PAL. During the vertical interval, its pulse width is shorter to correspond with the narrow serration pulses. For EDTV formats, the back porch pulse behaves similar to the SDTV case except that the shorter pulse width is always maintained. For HDTV formats, the pulse's leading edge is derived from the input's negative-going trailing sync edge with a propagation delay, and the pulse width is even narrower to correspond with the shortest back porch duration of HDTV formats.

#### **Odd/Even Field Output**

OEOUT (pin 14) provides an odd/even field output signal, which facilitates identification of odd and even fields for interlaced or segmented frame (sF) formats. For interlaced or segmented frame formats, the odd/even output is logic high during an odd field (field 1) and logic low during an even field (field 2). The odd/even output edge transitions align with VSync's leading edge to designate the start of odd and even fields. For progressive (noninterlaced) video formats, the output is held constantly at logic high.

#### **Video Format Output (Lines-per-Field Data)**

The LMH1981 counts the number of HSync pulses per field to approximate the total horizontal line count per field (vertical resolution). This can be used to identify the video format and enable dynamic adjustment of video system parameters, such as color space or scaler conversions. The line count per field is output to VFOUT (pin 9) as an 11-bit binary data stream. The video format data stream is clocked out on the 11 consecutive leading edges of HSync, starting at the 3rd HSync **after** each VSync leading edge. Outside of these active 11-bits of data, the video format output can be either 0 or 1 and should be treated as undefined. Refer to [Figure](#page-15-0) 15 to see the VFOUT data timing for the 480P progressive format and [Figure](#page-16-0) 16 and Figure 17 for the 1080I interlaced format. See [Table](#page-14-0) 4 for a summary of VFOUT data for all supported formats.

A FPGA/MCU can be used to decode the 11-bit VFOUT data stream by using HSync as the clock source signal and VSync as the enable signal. Using the FPGA's clock delay capability, a delayed clock derived from HSync can be used as the sampling clock to latch the VFOUT data in the middle of the horizontal line period rather than near the VFOUT data-bit transitions in order to avoid setup time requirements.

<span id="page-14-0"></span>



(1) Note: VFOUT Data has an average offset of −3 lines due to the HSync pulses uncounted during the VSync pulse interval.

**FXAS NSTRUMENTS** 

SNLS214H –APRIL 2006–REVISED MARCH 2013 **[www.ti.com](http://www.ti.com)**



**Figure 15. Video Format Output for Progressive Format, 480P**

<span id="page-15-0"></span>

<span id="page-15-1"></span>**Figure 16. Video Format Output for Interlaced Format, 1080I Field 1**



**Figure 17. Video Format Output for Interlaced Format, 1080I Field 2**

#### <span id="page-16-0"></span>**OPTIONAL CONSIDERATIONS**

#### **Optional Input Filtering**

EXAS

**NSTRUMENTS** 

An external filter may be necessary if the video signal has considerable high-frequency noise or has large chroma amplitude that extends near the sync tip. A simple RC low-pass filter with a series resistor  $(R<sub>S</sub>)$  and a capacitor  $(C_F)$  to ground can be used to improve the overall signal-to-noise ratio and sufficiently attenuate chroma such that minimum peak of its amplitude is above the 50% sync slice level. To achieve the desired filter cutoff frequency, it's advised to vary C<sub>F</sub> and keep R<sub>S</sub> small (ie. 100Ω) to minimize sync tip clipping due to the voltage drop across  $R_S$ . Note that using an external filter will increase the propagation delay from the input to the outputs.

In applications where the chroma filter needs to be disabled when non-composite video (ie: ED/HD video) is input, it is possible to use a transistor to switch open  $C_F$ 's connection to ground as shown in [Figure](#page-16-1) 18. This transistor can be switched off/on by logic circuitry to decode the lines-per-field data output (VFOUT). As shown in [Table](#page-14-0) 4, NTSC and PAL both have 1 (logic high) for the 3rd bit of VFOUT. If the logic circuitry detects 0 (logic low) for this bit, indicating non-composite video, the transistor can be turned off to disable the chroma filter.



**Figure 18. External Chroma Filter with Control Circuit**

#### <span id="page-16-1"></span>**AC-Coupled Video Sources**

An AC coupled video source typically has a 100  $\mu$ F or larger output coupling capacitor (C<sub>OUT</sub>) for protection and to remove the DC bias of the amplifier output from the video signal. When the video source is load terminated, the average value of the video signal will shift dynamically as the video duty cycle varies due to the averaging effect of the  $C_{\text{OUT}}$  and termination resistors. The average picture level or APL of the video content is closely related to the duty cycle.

Copyright © 2006–2013, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNLS214H&partnum=LMH1981) Feedback 17



For example, a significant decrease in APL such as a white-to-black field transition will cause a positive-going shift in the sync tips characterized by the source's RC time constant,  $t_{RC-OUT}$  (150 $\Omega^*C_{OUT}$ ). The LMH1981's input clamp circuitry may have difficulty stabilizing the input signal under this type of shifting; consequently, the unstable signal at V<sub>IN</sub> may cause missing sync output pulses to result, **unless** a proper value for C<sub>IN</sub> is chosen.

To avoid this potential problem when interfacing AC-coupled sources to the LMH1981, it's necessary to introduce a voltage droop component via  $C_{IN}$  to compensate for video signal shifting related to changes in the APL. This can be accomplished by selecting C<sub>IN</sub> such that the effective time constant of the LMH1981's input circuit, t<sub>RC-IN</sub>, is less than  $t_{RC-OUT}$ .

The effective time constant of the input circuit can be approximated as:  $t_{RC-IN} = (R_S+R_I)^*C_{IN}^*T_{LINE}/T_{CLAMP}$ , where  $R_S$  = 150Ω,  $R_I$  = 4000Ω (input resistance),  $T_{LINE}$  ~ 64 µs for NTSC, and  $T_{CLAMP}$  = 250 ns (internal clamp duration). A white-to-black field transition in NTSC video through  $C_{OUT}$  will exhibit the maximum sync tip shifting due to its long line period (T<sub>LINE</sub>). By setting t<sub>RC-IN</sub> < t<sub>RC-OUT</sub>, the maximum value of C<sub>IN</sub> can be calculated to ensure proper operation under this worst-case condition.

For instance, t<sub>RC-OUT</sub> is about 33 ms for C<sub>OUT</sub> = 220 µF. To ensure t<sub>RC-IN</sub> < 33 ms, C<sub>IN</sub> must be less than 31 nF. By choosing C<sub>IN</sub> = 0.01 µF, the LMH1981 will function properly with AC-coupled video sources using C<sub>OUT</sub> ≥ 220 μF.

#### <span id="page-17-0"></span>**PCB LAYOUT CONSIDERATIONS**

#### **LMH1981 IC Placement**

The LMH1981 should be placed such that critical signal paths are short and direct to minimize PCB parasitics from degrading the high-speed video input and logic output signals.

#### **Ground Plane**

A two-layer, FR-4 PCB is sufficient for this device. One of the PCB layers should be dedicated to a single, solid ground plane that runs underneath the device and connects the device GND pins together. The ground plane should be used to connect other components and serve as the common ground reference. It also helps to reduce trace inductances and minimize ground loops. Try to route supply and signal traces on another layer to maintain as much ground plane continuity as possible.

#### **Power Supply Pins**

The power supply pins should be connected together using short traces with minimal inductance. When routing the supply traces, be careful not to disrupt the solid ground plane.

For high frequency bypassing, place 0.1 µF SMD ceramic bypass capacitors with very short connections to power supply and GND pins. Two or three ceramic bypass capacitors can be used depending on how the supply pins are connected together. Place a 4.7 µF SMD tantalum bypass capacitor nearby all three power supply pins for low frequency supply bypassing.

#### **REXT Resistor**

The R<sub>EXT</sub> resistor should be a 10 kΩ 1% SMD precision resistor. Place R<sub>EXT</sub> as close as possible to the device and connect to pin 1 and the ground plane using the shortest possible connections. All input and output signals must be kept away from this pin to prevent unwanted signals from coupling into this pin.

#### **Video Input**

The input signal path should be routed using short, direct traces between video source and input pin. Use a 75Ω input termination and a SMD capacitor for AC coupling the video input to pin 4.

#### **Output Routing**

<span id="page-17-1"></span>The output signal paths should be routed using short, direct traces to minimize parasitic effects that may degrade these high-speed logic signals. All output signals should have a resistive load of about 10 kΩ and capacitive load of less than 10 pF, including parasitic capacitances for optimal signal quality. This is especially important for the horizontal sync output, in which it is critical to minimize timing jitter. Each output can be protected by current limiting with a small series resistor, like 100Ω.



**[www.ti.com](http://www.ti.com)** SNLS214H –APRIL 2006–REVISED MARCH 2013

#### **REVISION HISTORY**





www.ti.com 10-Dec-2020

### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**



**TEXAS** 

#### **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com 9-Aug-2022

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal



# Texas<br>Instruments

www.ti.com 9-Aug-2022

### **TUBE**



### **B - Alignment groove width**

\*All dimensions are nominal





# **PACKAGE OUTLINE**

# **PW0014A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# **EXAMPLE BOARD LAYOUT**

# **PW0014A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# **PW0014A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated