

## **LMH6503 Wideband, Low Power, Linear Variable Gain Amplifier**

**Check for Samples: [LMH6503](http://www.ti.com/product/lmh6503#samples)**

- V<sub>S</sub> = ±5V, T<sub>A</sub> = 25°C, R<sub>F</sub> = 1kΩ, R<sub>G</sub> = 174Ω, R<sub>L</sub> =
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 
- 

- 
- **• AGC**
- 
- 

## **<sup>1</sup>FEATURES DESCRIPTION**

The LMH™6503 is a wideband, DC coupled, **1000,**  $A_v = A_{V(MAX)} = 10$ **, Typical Values Unless** differential input, voltage controlled gain stage<br> **Specified.** Specified.<br> **Specified.** The stage followed by a high-speed current feedback Op Amp<br>
which can directly drive **• -3dB BW 135MHz** adjustment range is more than 70dB for up to 10MHz.

**•** Gain Control BW 100MHz<br>**•** Maximum gain is set by external components and the<br>**Adjustment Range (Typical Over Temp) 70dB**<br>•• animation be reduced all the way to cut-off. Power **• Adjustment Range (Typical Over Temp) 70dB** gain can be reduced all the way to cut-off. Power **• Gain Matching (Limit) ±0.7dB** consumption is 370mW with a speed of 135MHz . Output referred DC offset voltage is less than 350mV **• Slew Rate 1800V/µs** over the entire gain control voltage range. Device-to- **• Supply Current (No Load) 37mA** device Gain matching is within 0.7dB at maximum **Finear Output Current ±75mA** gain. Furthermore, gain at any V<sub>G</sub> is tested and the **Output Voltage (B, 2010)** +3.2V tolerance is ensured. The output current feedback Op **Output Voltage (R<sub>L</sub> = 100Ω) ±3.2V •** *Duerance is ensured. The output current feedback Op***<br>Amp allows high frequency large signals (Slew Rate<br>Amp allows high frequency large signals (Slew Rate<br>Amp allows high freque Finput Voltage Noise 6.6nV/√Hz** = 1800V/μs) and can also drive heavy load current<br> **Input Current Noise 2.4pA/√Hz** = (75mA). Differential inputs allow common mode **(75mA). Differential inputs allow common mode** rejection in low level amplification or in applications **• THD (20MHz, <sup>R</sup><sup>L</sup> <sup>=</sup> <sup>100</sup>Ω, <sup>V</sup><sup>O</sup> <sup>=</sup> 2VPP) <sup>−</sup>57dBc** where signals are carried over relatively long wires. **Replacement for CLC522** For single ended operation, the unused input can example ended operation, the unused input can easily be tied to ground (or to <sup>a</sup> virtual half-supply in **APPLICATIONS** single supply application). Inverting or non-inverting gains could be obtained by choosing one input **• Variable Attenuator** polarity or the other.

To further increase versatility when used in a single **• Voltage Controller Filter** supply application, gain control range is set to be **• Multiplier** from <sup>−</sup>1V to +1V relative to pin <sup>11</sup> potential (ground pin). In single supply operation, this ground pin is tied to a "virtual" half supply. Gain control pin has high input impedance to simplify its drive requirement. Gain control is linear in V/V throughout the gain adjustment range. Maximum gain can be set to be anywhere between 1V/V to 100V/V or higher. For linear in dB gain control applications, see LMH6502 datasheet.

> The LMH6503 is available in the SOIC-14 and TSSOP-14 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. LMH is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.





**Figure 1. Gain vs. V<sup>G</sup> for Various Temperature**



## **Typical Application**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



### **Absolute Maximum Ratings(1)(2)**



(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

- (3) Human body model: 1.5kΩ in series with 100pF. Machine model: 0Ω in series with 200pF.
- $(4)$  The maximum output current  $(I_{\text{OUT}})$  is determined by device power dissipation limitations or value specified, whichever is lower.

### **Operating Ratings(1)**



(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.

**RUMENTS** 

**XAS** 

### **Electrical Characteristics(1)**

Unless otherwise specified, all limits ensured for T<sub>J</sub> = 25°C, V<sub>S</sub> = ±5V, A<sub>V(MAX)</sub> = 10, V<sub>CM</sub> = 0V, R<sub>F</sub> = 1kΩ, R<sub>G</sub> = 174Ω, V<sub>IN\_DIFF</sub>  $= ±0.1V$ , R<sub>L</sub> = 100Ω, V<sub>G</sub> = +1V. **Boldface** limits apply at the temperature extremes.



(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ .

(2) Typical values represent the most likely parametric norm. Bold numbers refer to over temperature limits.

(3) Flat Band Attenuation (Relative To Max Gain) Range Definition: Specified as the attenuation range from maximum which allows gain flatness specified (either ±0.2dB or ±0.1dB), relative to A<sub>VMAX</sub> gain. For example, for f<30MHz, here are the Flat Band Attenuation ranges:±0.2dB: 10V/V down to 1V/V=20dB range±0.1dB: 10V/V down to 4.7V/V=6.5dB range 10V/V down to 1V/V=20dB range $±0.1$ dB:

(4) Gain Control Frequency Response Schematic:



(5) Slew Rate is the average of the rising and falling rates.



## **Electrical Characteristics[\(1\)](#page-5-0) (continued)**

Unless otherwise specified, all limits ensured for T<sub>J</sub> = 25°C, V<sub>S</sub> = ±5V, A<sub>V(MAX)</sub> = 10, V<sub>CM</sub> = 0V, R<sub>F</sub> = 1kΩ, R<sub>G</sub> = 174Ω, V<sub>IN\_DIFF</sub>  $= ±0.1V$ , R<sub>L</sub> = 100Ω, V<sub>G</sub> = +1V. **Boldface** limits apply at the temperature extremes.



(6) CMRR definition:  $[\Delta V_{OUT}/\Delta V_{CM}]/A_V]$  with 0.1V differential input voltage.  $\Delta V_{OUT}$  is the change in output voltage with offset shift subtracted out.

(7) Positive current correspondes to current flowing in the device.

(8) Drift determined by dividing the change in parameter distribution at temperature extremes by the total temperature change.<br>(9) +PSRR definition:  $\left[\Delta V_{\text{OUT}}/\Delta V^{\dagger}\right]$  /A<sub>V</sub>], -PSRR definition:  $\left[\Delta V_{\text{OUT}}/\Delta V^{\dagger}\$ 

(9) +PSRR definition: [|ΔV<sub>OUT</sub>/ΔV<sup>+</sup>| /A<sub>V</sub>], -PSRR definition: [|ΔV<sub>OUT</sub>/ΔV<sup>−</sup>| /A<sub>V</sub>] with 0.1V differential input voltage. ΔV<sub>OUT</sub> is the change in

output voltage with offset shift subtracted out.

(10) CMRR definition:  $[\Delta V_{\text{OUT}}/\Delta V_{\text{CM}}]/A_V]$  with 0.1V differential input voltage.  $\Delta V_{\text{OUT}}$  is the change in output voltage with offset shift subtracted out.

Copyright © 2003–2013, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNOSA78E&partnum=LMH6503) Feedback 5



## **Electrical Characteristics[\(1\)](#page-5-0) (continued)**

Unless otherwise specified, all limits ensured for Tյ = 25°C, V<sub>S</sub> = ±5V, A<sub>V(MAX)</sub> = 10, V<sub>CM</sub> = 0V, R<sub>F</sub> = 1kΩ, R<sub>G</sub> = 174Ω, V<sub>IN\_DIFF</sub> = ±0.1V, R<sub>L</sub> = 100Ω, V<sub>G</sub> = +1V. **Boldface** limits apply at the temperature extremes.

<span id="page-5-0"></span>

### **Connection Diagram**



**Figure 3. 14-Pin SOIC AND TSSOP Packages See Package Numbers D0014A and PW0014A**



### EXAS **ISTRUMENTS**

#### **[www.ti.com](http://www.ti.com)** SNOSA78E –OCTOBER 2003–REVISED APRIL 2013

#### **Typical Performance Charateristics**

Unless otherwise specified: V<sub>S</sub> = ±5V, 25°C, V<sub>G</sub> = V<sub>G\_MAX</sub>, V<sub>CM</sub> = 0V, R<sub>F</sub> = 1kΩ, R<sub>G</sub> = 174Ω, both inputs terminated in 50Ω, R<sub>L</sub> = 100Ω, Typical values, results referred to device output:







**Frequency Response for Various V<sup>G</sup> (AVMAX = 10) (±2.5V) Small Signal Frequency Response**













Unless otherwise specified: V<sub>S</sub> = ±5V, 25°C, V<sub>G</sub> = V<sub>G\_MAX</sub>, V<sub>CM</sub> = 0V, R<sub>F</sub> = 1kΩ, R<sub>G</sub> = 174Ω, both inputs terminated in 50Ω, R<sub>L</sub> = 100Ω, Typical values, results referred to device output:











6

2.5 3 3.5 4 4.5 5 5.5









# **Typical Performance Charateristics (continued)**

Unless otherwise specified: V<sub>S</sub> = ±5V, 25°C, V<sub>G</sub> = V<sub>G\_MAX</sub>, V<sub>CM</sub> = 0V, R<sub>F</sub> = 1kΩ, R<sub>G</sub> = 174Ω, both inputs terminated in 50Ω, R<sub>L</sub> = 100Ω, Typical values, results referred to device output:





AVMAX (V/V)

AVMAX (V/V)

**EXAS STRUMENTS** 



#### **Typical Performance Charateristics (continued)**

Unless otherwise specified: V<sub>S</sub> = ±5V, 25°C, V<sub>G</sub> = V<sub>G\_MAX</sub>, V<sub>CM</sub> = 0V, R<sub>F</sub> = 1kΩ, R<sub>G</sub> = 174Ω, both inputs terminated in 50Ω, R<sub>L</sub> = 100Ω, Typical values, results referred to device output:









Unless otherwise specified: V<sub>S</sub> = ±5V, 25°C, V<sub>G</sub> = V<sub>G\_MAX</sub>, V<sub>CM</sub> = 0V, R<sub>F</sub> = 1kΩ, R<sub>G</sub> = 174Ω, both inputs terminated in 50Ω, R<sub>L</sub> = 100Ω, Typical values, results referred to device output:



#### **Figure 28. Figure 29.**





















(1) Flat Band Attenuation (Relative To Max Gain) Range Definition: Specified as the attenuation range from maximum which allows gain flatness specified (either ±0.2dB or ±0.1dB), relative to  $A_{VMAX}$  gain. For example, for f<30MHz, here are the Flat Band Attenuation ranges: $\pm 0.2d$ B: 10V/V down to 1V/V=20dB range $\pm 0.1d$ B: 10V/V down to 4.7V/V=6.5dB r 10V/V down to 1V/V=20dB range±0.1dB:



### **Typical Performance Charateristics (continued)**

Unless otherwise specified: V<sub>S</sub> = ±5V, 25°C, V<sub>G</sub> = V<sub>G\_MAX</sub>, V<sub>CM</sub> = 0V, R<sub>F</sub> = 1kΩ, R<sub>G</sub> = 174Ω, both inputs terminated in 50Ω, R<sub>L</sub> = 100Ω, Typical values, results referred to device output:













**Figure 34. Figure 35.**







#### **Typical Performance Charateristics (continued)**

Unless otherwise specified: V<sub>S</sub> = ±5V, 25°C, V<sub>G</sub> = V<sub>G\_MAX</sub>, V<sub>CM</sub> = 0V, R<sub>F</sub> = 1kΩ, R<sub>G</sub> = 174Ω, both inputs terminated in 50Ω, R<sub>L</sub>







<span id="page-12-0"></span>



















#### **Typical Performance Charateristics (continued)**

Unless otherwise specified: V<sub>S</sub> = ±5V, 25°C, V<sub>G</sub> = V<sub>G\_MAX</sub>, V<sub>CM</sub> = 0V, R<sub>F</sub> = 1kΩ, R<sub>G</sub> = 174Ω, both inputs terminated in 50Ω, R<sub>L</sub> = 100Ω, Typical values, results referred to device output:



2.5V<sub>PP</sub> LARGE SIGNAL

4 ns/DIV







LS REF



### **Typical Performance Charateristics (continued)**

Unless otherwise specified: V<sub>S</sub> = ±5V, 25°C, V<sub>G</sub> = V<sub>G\_MAX</sub>, V<sub>CM</sub> = 0V, R<sub>F</sub> = 1kΩ, R<sub>G</sub> = 174Ω, both inputs terminated in 50Ω, R<sub>L</sub> = 100Ω, Typical values, results referred to device output:



**Figure 58.**



**[LMH6503](http://www.ti.com/product/lmh6503?qgpn=lmh6503)**

<span id="page-16-0"></span>**[www.ti.com](http://www.ti.com)** SNOSA78E –OCTOBER 2003–REVISED APRIL 2013

## **APPLICATION INFORMATION**

#### **THEORY OF OPERATION**

The LMH6503 is a linear wideband variable-gain amplifier as illustrated in [Figure](#page-16-1) 59. A voltage input signal may be applied differentially between the two inputs (+V<sub>IN</sub>, −V<sub>IN</sub>), or single-endedly by grounding one of the two unused inputs. The LMH6503 input buffers convert the input voltage to a current (I<sub>RG</sub>) that is a function of the differential input voltage (V<sub>INPUT</sub> = (+V<sub>IN</sub>) - (−V<sub>IN</sub>)) and the value of the gain setting resistor (R<sub>G</sub>). This current (I<sub>RG</sub>) is then mirrored to a gain stage with a current gain of K (1.72 nominal). The voltage controlled two-quadrant multiplier attenuates this current which is then converted to a voltage via the output amplifier. This output amplifier is a current feedback op amp configured as a Transimpedance amplifier. Its Transimpedance gain is the feedback resistor  $(R_F)$ . The input signal, output, and gain control are all voltages. The output voltage can easily be calculated as shown in [Equation](#page-16-2) 1:

$$
V_{OUT} = I_{RG} \times K \times \left[\frac{V_G + 1}{2}\right] \times R_F \quad FOR - 1 < V_G < +1 \tag{1}
$$

<span id="page-16-2"></span>Where  $K = 1.72$  (Nominal)

since:

$$
I_{RG} = \frac{V_{INPUT}}{R_G}
$$
 (2)

<span id="page-16-3"></span>The gain of the LMH6503 is therefore a function of three external variables:  $R_G$ ,  $R_F$ , and  $V_G$  as expressed in [Equation](#page-16-3) 3:

$$
A_V = \frac{R_F}{R_G} \times 1.72 \times \left[ \frac{V_G + 1}{2} \right]
$$
 (3)

<span id="page-16-4"></span>The gain control voltage (V<sub>G</sub>) has an ideal input range of −1V < V<sub>G</sub> < +1V. At V<sub>G</sub> = +1V, the gain of the LMH6503 is at its maximum as expressed in [Equation](#page-16-4) 4:

$$
A_V = 1.72 \frac{R_F}{R_G} \tag{4}
$$

Notice also that [Equation](#page-16-4) 4 holds for both differential and single-ended operation.



<span id="page-16-1"></span>**Figure 59. LMH6503 Functional Block Diagram**



## **CHOOSING R<sup>F</sup> AND R<sup>G</sup>**

<span id="page-17-0"></span> $R_G$  is calculated using [Equation](#page-17-0) 5. V<sub>INPUTMAX</sub> is the maximum peak input voltage (V<sub>pk</sub>) determined by the application.  $I_{RGMAX}$  is the maximum allowable current through  $R_G$  and is typically 2.3mA. Once  $A_{VMAX}$  is determined from the minimum input and desired output voltages,  $R_F$  is then determined using [Equation](#page-17-1) 6. These values of  $R_F$  and  $R_G$  are the minimum possible values that meet the input voltage and maximum gain constraints. Scaling the resistor values will decrease bandwidth and improve stability.

$$
R_{G} = \frac{V_{INPUT_{MAX}}}{I_{R_{GMAX}}} \tag{5}
$$

$$
R_F = \frac{1}{K} * R_G * A_{VMAX}
$$
 (6)

<span id="page-17-1"></span>[Figure](#page-17-2) 60 illustrates the resulting LMH6503 bandwidths as a function of the maximum ( y axis) and minimum (related to x axis) input voltages when  $V_{\text{OUT}}$  is held constant at 1 $V_{\text{PP}}$ .



**Figure 60. Bandwidth vs. VINMAX and AVMAX**

### <span id="page-17-2"></span>**ADJUSTING OFFSETS**

Treating the offsets introduced by the input and output stages of the LMH6503 is accomplished with a two step process. The offset voltage of the output stage is treated by first applying −1.1V on V<sub>G</sub>, which effectively isolates the input stage and multiplier core from the output stage. As illustrated in [Figure](#page-18-0) 61, the trim pot located at R14 on the LMH6503 Evaluation Board (LMH730033) should then be adjusted in order to null the offset voltage seen at the LMH6503's output (pin 10).





**Figure 61. Nulling the Output Offset Voltage**

<span id="page-18-0"></span>Once this is accomplished, the offset errors introduced by the input stage and multiplier core can then be treated. The second step requires the absence of an input signal and matched source impedances on the two input pins in order to cancel the bias current errors. This done, then  $+1.1V$  should be applied to  $V_G$  and the trim pot located at  $R_{10}$  adjusted in order to null the offset voltage seen at the LMH6503's output. If a more limited gain range is anticipated, the above adjustments should be made at these operating points. These steps will minimize the output offset voltage. However, since the offset term itself varies with the gain setting, the correction is not perfect and some residual output offset will remain.

### **GAIN ACCURACY**

Defined as the ratio of measured gain (V/V), at a certain  $V_G$ , to the best fit line drawn through the typical gain (V/V) distribution for −1V < V<sub>G</sub> < 1V (results expressed in dB) (See [Figure](#page-19-0) 62). The best fit gain (A<sub>V</sub>) is given by:

$$
AV (V/V) = 4.87VG + 4.61
$$
\n(7)  
\nFor: −1V ≤ V<sub>G</sub> ≤ + 1V, R<sub>F</sub> = 1kΩ, R<sub>G</sub> = 174Ω\n(8)

For a  $\vee_G$  range, the value specified in the tables represents the worst case accuracy over the entire range. The "Typical" value would be the worst case ratio between the "Typical Gain" and the best fit line. The "Max" value would be the worst case between the max/min gain limit and the best fit line.

### **GAIN MATCHING**

Defined as the limit on gain variation at a certain  $V_G$  (expressed in dB) (See [Figure](#page-19-0) 62). Specified as "Max" only (no "Typical"). For a  $V_G$  range, the value specified represents the worst case matching over the entire range. The "Max" value would be the worst case ratio between the max/min gain limit and the typical gain.



(9)



PARAMETER: GAIN ACCURACY (TYPICAL) = B/C (dB) GAIN ACCURACY  $(+ 8 - LIMIT) = D/C 8 AC (dB)$ GAIN MATCHING  $(+ 8 - LIMIT) = D/B 8. A/B (dB)$ 



#### <span id="page-19-0"></span>**NOISE**

[Figure](#page-19-1) 63 describes the LMH6503's output-referred spot noise density as a function of frequency with  $A_{VMAX}$  = 10V/V. The plot includes all the noise contributing terms. However, with both inputs terminated in 50Ω, the input noise contribution is minimal. At  $A_{VMAX} = 10V/V$ , the LMH6503 has a typical flat-band input-referred spot noise density (e<sub>in</sub>) of 6.6nV/√Hz. For applications with −3dB BW extending well into the flat-band region, the input RMS voltage noise can be determined from the following single-pole model:

$$
V_{RMS} = e_{in} * \sqrt{1.57 * (-3dB BANDWIDTH)}
$$
\n
$$
10000
$$
\n
$$
4V_{MAX} = 10
$$
\n
$$
R_{F} = 1k\Omega
$$
\n
$$
R_{G} = 180\Omega
$$
\n
$$
R_{G} = 180\Omega
$$
\n
$$
R_{G} = 180\Omega
$$
\n
$$
V_{MAX} = 601\Omega
$$
\n
$$
V_{MAX} = 100
$$
\n<

<span id="page-19-1"></span>**Figure 63. Output Referred Voltage Noise vs. Frequency**



#### **CIRCUIT LAYOUT CONSIDERATIONS**

Good high-frequency operation requires all of the de-coupling capacitors shown in [Figure](#page-20-0) 64 to be placed as close as possible to the power supply pins in order to insure a proper high-frequency low-impedance bypass. Adequate ground plane and low inductive power returns are also required of the layout. Minimizing the parasitic capacitances at pins 3, 4, 5, 6, 9, 10 and 12 will assure best high frequency performance. The parasitic inductance of component leads or traces to pins 4, 5 and 9 should also be kept to a minimum. Parasitic or load capacitance,  $C_{L}$ , on the output (pin 10) degrades phase margin and can lead to frequency response peaking or circuit oscillation. The LMH6503 is fully stable when driving a 100Ω load. With reduced load (e.g. 1kΩ) there is a possibility of instability at very high frequencies beyond 400MHz especially with a capacitive load. When the LMH6503 is connected to a light load as such, it is recommended to add a snubber network to the output (e.g. 100Ω and 39pF in series tied between the LMH6503 output and ground).  $C_1$  can also be isolated from the output by placing a small resistor in series with the output (pin 10).



**Figure 64. Required Power Supply Decoupling**

<span id="page-20-0"></span>Component parasitics also influence high frequency results. Therefore it is recommended to use metal film resistors such as RN55D or leadless components such as surface mount devices. High profile sockets are not recommended.

Texas Instruments suggests the following evaluation board as a guide for high frequency layout and as an aid in device testing and characterization:



#### **SINGLE SUPPLY OPERATION**

It is possible to operate the LMH6503 with a single supply. To do so, tie pin 11 (GND) to a potential about mid point between V<sup>+</sup> and V<sup>-</sup>. Two examples are shown in [Figure](#page-21-1) 65 & Figure 66.





RANGE: ±1V FROM PIN 11 VOLTAGE (FOR  $V_S = 10V$ )



<span id="page-21-0"></span>



### <span id="page-21-1"></span>**OPERATING AT LOWER SUPPLY VOLTAGES**

The LMH6503 is rated for operation down to 5V supplies  $(V^* - V^-)$ . There are some specifications shown for operation at ±2.5V within the data sheet (i.e. Frequency Response, CMRR, PSRR, Gain vs. V<sub>G</sub>, etc.). Compared to ±5V operation, at lower supplies:

**a)** V<sub>G</sub> range constricts. Referring to [Figure](#page-22-0) 67, note that V<sub>G\_MAX</sub> (V<sub>G</sub> voltage required to get maximum gain) is 0.5V (V<sub>S</sub> = ±2.5V) compared to 1.0V for V<sub>S</sub> = ±5V. At the same time, gain cut-off (V<sub>G\_MIN</sub>) would shift to −0.5V from - 1V with  $V_S = \pm 5V$ .

[Table](#page-22-1) 1 shows the approximate expressions for various V<sub>G</sub> voltages as a function of V:



### **Table 1. V<sup>G</sup> Definition Based on V −**

<span id="page-22-1"></span>

**b)** V<sub>G LIMIT</sub> (maximum permissible voltage on V<sub>G</sub>) is reduced. This is due to limitations within the device arising from transistor headroom. Beyond this limit, device performance will be affected (non-destructive). Referring to [Figure](#page-22-0) 67, note that with V<sup>+</sup> = 2.5V, and V<sup>-</sup> = -4V, V<sub>G\_LIMIT</sub> is approaching V<sub>G\_MAX</sub> and already "Max gain" is reduced by 1dB. This means that operating under these conditions has reduced the maximum permissible voltage on  $V_G$  to a level below what is needed to get Max gain. If supply voltages are asymmetrical, reference [Figure](#page-22-2) 67 and Figure 68 plots to make sure the region of operation is not overly restricted by the "pinching" of  $V_{G-LIMIT}$ , and  $V_{GMAX}$  curves.

**c)** "Max\_gain" reduces. There is an intrinsic reduction in max gain when the total supply voltage is reduced (see [Figure](#page-12-0) 43). In addition, there is the more drastic mechanism described in "b" above and shown in [Figure](#page-22-0) 67.

Similar plots for  $V^+$  = 5V operation are shown in [Figure](#page-22-2) 68 for comparison and reference.



**Figure 67. VG\_MAX, VG\_LIMIT, & Max-gain vs. V - (V<sup>+</sup> = 2.5V)**

<span id="page-22-0"></span>

<span id="page-22-2"></span>**Figure 68. VG\_MAX, VG\_LIMIT, & Max-gain vs. V - (V<sup>+</sup> = 5V)**

## **Application Circuits**

### **FOUR-QUADRANT MULTIPLIER**

Applications requiring multiplication, squaring or other non-linear functions can be implemented with fourquadrant multipliers. The LMH6503 implements a four-quadrant multiplier as illustrated in [Figure](#page-23-0) 69:

 $50<sub>0</sub>$ 

**LMH6503** 

 $R_{r}$ 

 $500$ 

 $V_{\text{OUT}} = (V_{\text{BASEBAND}}, V_{\text{CARRIER}}) \cdot K/(4R_G)$ 

 $V_{\text{OUT}}$ 

 $500$ 

 $2R<sub>0</sub>$ 

Ŕ.

CARRIER C

ξ  $R_G$ 

> ≩ ᢦ

V<sub>BASEBAND</sub> O



 $= R_{T} || R_{M} || R_{S}$ 

#### <span id="page-23-0"></span>**FREQUENCY SHAPING**

Frequency shaping and bandwidth extension of the LMH6503 can be accomplished using parallel networks connected across the  $R_G$  ports. The network shown in the [Figure](#page-23-1) 70 schematic will effectively extend the LMH6503's bandwidth.



**Figure 70. Frequency Shaping**

#### <span id="page-23-1"></span>**2 nd ORDER TUNABLE BANDPASS FILTER**

The LMH6503 Variable-Gain Amplifier placed into a feedback loop provides signal processing function such as in a 2nd order tunable bandpass filter. The center frequency of the 2nd order bandpass shown in [Figure](#page-24-0) 71 is adjusted through the use of the LMH6503's gain control voltage,  $V_G$ . The integrators implemented with two sections of a LMH6682, provide the coefficients for the transfer function.

**NSTRUMENTS** 

**FXAS** 

**XAS RUMENTS** 

<span id="page-24-1"></span>**[www.ti.com](http://www.ti.com)** SNOSA78E –OCTOBER 2003–REVISED APRIL 2013



<span id="page-24-0"></span>









### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TEXAS** 

**ISTRUMENTS** 

### **TAPE AND REEL INFORMATION**





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024



\*All dimensions are nominal



## **TEXAS NSTRUMENTS**

www.ti.com 25-Sep-2024

### **TUBE**



## **B - Alignment groove width**

#### \*All dimensions are nominal





# **PACKAGE OUTLINE**

## **D0014A SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



# **EXAMPLE BOARD LAYOUT**

# **D0014A SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# **D0014A SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





# **PACKAGE OUTLINE**

## **PW0014A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# **EXAMPLE BOARD LAYOUT**

## **PW0014A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# **PW0014A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated