

SNx5HVD08 宽电源电压范围 RS-485 收发器

1 特性

- 由 3V 至 5.5V 电源供电
- 静态功率损耗低于 90mW
- 针对开路、短路和总线空闲情况的失效防护接收器
- 1/8 单位负载 (总线上多达 256 个节点)
- 总线引脚 ESD 保护超过 16kV HBM
- 在 10Mbps 时限制驱动器输出电压摆率, 以便实现出色的信号质量
- 电气特性符合 ANSI TIA/EIA-485 标准

2 应用

- 与由主机供电的远程站点进行数据传输
- 隔离式多点数据总线
- 工业过程控制网络
- 销售点网络
- 电力计量

3 说明

SN65HVD08 将一个三态差分线路驱动器和一个差分线路接收器组合在一起, 可实现平衡的数据传输并且可以与符合 ANSI TIA/EIA-485-A 和 ISO-8482E 标准的器件进行互操作。


SN65HVD08 具有宽电源电压范围和低静态电流要求, 可通过电缆中的 5V 电源总线供电并可承受高达 2V 的线路压降。电缆中的总线电源可以减少在接地隔离总线的每个连接上生成隔离式电源的需求。

驱动器差分输出端和接收器差分输入端在内部连接以形成差分输入/输出 (I/O) 总线端口, 该端口用于在驱动器禁用或未通电时为总线提供最小负载。驱动器和接收器分别具有高电平有效和低电平有效使能端, 它们可以在外部连接在一起, 用作方向控制。

封装信息

| 器件型号 | 封装 ⁽¹⁾ | 封装尺寸 (标称值) |
|-------------------------|-------------------|-----------------|
| SN75HVD08、 SN65HVD08 | SOIC (8) | 4.90mm × 3.91mm |
| | PDIP (8) | 9.81mm × 6.35mm |

(1) 如需了解所有可用封装, 请见数据表末尾的可订购产品附录。



典型应用原理图



Table of Contents

| | | | |
|--|----|--|----|
| 1 特性 | 1 | 8.2 Functional Block Diagram..... | 12 |
| 2 应用 | 1 | 8.3 Feature Description..... | 12 |
| 3 说明 | 1 | 8.4 Device Functional Modes..... | 12 |
| 4 Revision History | 2 | 9 Application and Implementation | 14 |
| 5 Pin Configuration and Functions | 3 | 9.1 Application Information..... | 14 |
| 6 Specifications | 3 | 9.2 Typical Application..... | 17 |
| 6.1 Absolute Maximum Ratings..... | 3 | 9.3 Power Supply Recommendations..... | 20 |
| 6.2 ESD Ratings..... | 3 | 9.4 Layout..... | 20 |
| 6.3 Recommended Operating Conditions..... | 4 | 10 Device and Documentation Support | 21 |
| 6.4 Thermal Information..... | 4 | 10.1 Device Support..... | 21 |
| 6.5 Electrical Characteristics..... | 4 | 10.2 支持资源..... | 21 |
| 6.6 Driver Switching Characteristics..... | 5 | 10.3 Trademarks..... | 21 |
| 6.7 Receiver Switching Characteristics..... | 5 | 10.4 静电放电警告..... | 21 |
| 6.8 Typical Characteristics..... | 7 | 10.5 术语表..... | 21 |
| 7 Parameter Measurement Information | 8 | 11 Mechanical, Packaging, and Orderable Information | 21 |
| 8 Detailed Description | 12 | | |
| 8.1 Overview..... | 12 | | |

4 Revision History

| Changes from Revision D (March 2015) to Revision E (February 2023) | Page |
|--|------|
| • Changed the <i>Thermal Information</i> table..... | 4 |
| • Changed the <i>Typical Characteristics</i> | 7 |

| Changes from Revision C (July 2006) to Revision D (March 2015) | Page |
|---|------|
| • 添加了 引脚配置和功能 部分、ESD 等级表、特性说明 部分、器件功能模式、应用和实施 部分、电源相关建议 部分、布局 部分、器件和文档支持 部分以及 机械、封装和可订购信息 部分..... | 1 |

5 Pin Configuration and Functions




图 5-1. D or P Package, 8-Pin SOIC or PDIP
(Top View)

表 5-1. Pin Functions

| PIN | | TYPE | DESCRIPTION |
|-----------------|-----|---------------------|---|
| NAME | NO. | | |
| A | 6 | Bus input / output | Driver output and receiver input (complementary to B) |
| B | 7 | Bus input / output | Driver output and receiver input (complementary to A) |
| D | 4 | Digital input | Driver data input |
| DE | 3 | Digital input | Driver enable high |
| GND | 5 | Reference potential | Local device ground |
| R | 1 | Digital output | Receive data output |
| RE | 2 | Digital input | Receiver enable low |
| V _{CC} | 8 | Supply | 3-V to 5.5-V supply |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted^{(1) (2)}

| | MIN | MAX | UNIT |
|--|-------|-----------------------|------|
| Supply voltage, V _{CC} | - 0.3 | 6 | V |
| Voltage at A or B | - 9 | 14 | V |
| Input voltage at D, DE, R or RE | - 0.5 | V _{CC} + 0.5 | V |
| Voltage input, transient pulse, A and B, through 100 Ω | - 25 | 25 | V |
| Receiver output current, I _O | - 11 | 11 | mA |
| Maximum Junction Temperature, T _J | | 150 | °C |
| Storage Temperature, T _{STG} | - 65 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--|--|---------------|-------|------|
| V _(ESD) Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | A, B, and GND | 16000 | V |
| | | All pins | 4000 | |
| | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | | 1000 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

| | | MIN | NOM | MAX | UNIT |
|---|---|------|-----|----------|------|
| Supply voltage, V_{CC} | | 3 | | 5.5 | V |
| Input voltage at any bus terminal (separately or common mode), V_i ⁽¹⁾ | | -7 | | 12 | V |
| High-level input voltage, V_{IH} | Driver, driver enable, and receiver enable inputs | 2.25 | | V_{CC} | V |
| Low-level input voltage, V_{IL} | | 0 | | 0.8 | |
| Differential input voltage, V_{ID} | | -12 | | 12 | |
| High-level output current, I_{OH} | Driver | -60 | | | mA |
| | Receiver | -8 | | | |
| Low-level output current, I_{OL} | Driver | | | 60 | mA |
| | Receiver | | | 8 | |
| Operating free-air temperature, T_A | SN75HVD08 | 0 | | 70 | °C |
| | SN65HVD08 | -40 | | 85 | |

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | D (SOIC) SN75 Version | D (SOIC) SN65 Version | P (PDIP) | UNIT |
|-------------------------------|--|--------------------------|--------------------------|----------|------|
| | | 8 PINS | 8 PINS | 8 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 175.4 | 116.7 | 125 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 53.6 | 56.3 | 34.9 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 45.1 | 63.4 | 23.7 | °C/W |
| ψ_{JT} | Junction-to-top characterization parameter | 10.1 | 8.8 | 12.1 | °C/W |
| ψ_{JB} | Junction-to-board characterization parameter | 44.4 | 62.6 | 23.6 | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

over recommended operating conditions unless otherwise noted

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|---|--|------|-----|----------|---------|
| $ V_{OD} $ | Driver differential output voltage magnitude | $R_L = 60 \Omega$, 375 Ω on each output to -7 V to 12 V, See 图 7-1 | 1.5 | | V_{CC} | V |
| $\Delta V_{OD} $ | Change in magnitude of driver differential output voltage | $R_L = 54 \Omega$ | -0.2 | | 0.2 | V |
| $V_{OC(PP)}$ | Peak-to-peak driver common-mode output voltage | Center of two 27- Ω load resistors, See 图 7-2 | | 0.5 | | V |
| V_{IT+} | Positive-going receiver differential input voltage threshold | | | | -10 | mV |
| V_{IT-} | Negative-going receiver differential input voltage threshold | | -200 | | | mV |
| V_{hys} | Receiver differential input voltage threshold hysteresis($V_{IT+} - V_{IT-}$) | | | 35 | | mV |
| V_{OH} | Receiver high-level output voltage | $I_{OH} = -8$ mA | 2.4 | | | V |
| V_{OL} | Receiver low-level output voltage | $I_{OL} = 8$ mA | | | 0.4 | V |
| I_{IH} | Driver input, driver enable, and receiver enable high-level input current | | -100 | | 100 | μ A |
| I_{IL} | Driver input, driver enable, and receiver enable low-level input current | | -100 | | 100 | μ A |

6.5 Electrical Characteristics (continued)

over recommended operating conditions unless otherwise noted

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------|-------------------------------------|--|-------|-----|-----|---------------|
| I_{OS} | Driver short-circuit output current | $7\text{ V} < V_O < 12\text{ V}$ | - 265 | | 265 | mA |
| I_I | Bus input current (disabled driver) | $V_I = 12\text{ V}$ | | | 130 | μA |
| | | $V_I = -7\text{ V}$ | - 100 | | | |
| | | $V_I = 12\text{ V}, V_{CC} = 0\text{ V}$ | | | 130 | |
| | | $V_I = -7\text{ V}, V_{CC} = 0\text{ V}$ | - 100 | | | |
| I_{CC} | Supply current | Receiver enabled, driver disabled, no load | | | 10 | mA |
| | | Driver enabled, receiver disabled, no load | | | 16 | |
| | | Both disabled | | | 5 | μA |
| | | Both enabled, no load | | | 16 | mA |

6.6 Driver Switching Characteristics

over recommended operating conditions unless otherwise noted

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------|--|--|-----|-----|-----|---------------|
| t_{PHL} | Driver high-to-low propagation delay time | $R_L = 54\ \Omega, C_L = 50\text{ pF}$, See 图 7-3 | | 18 | 40 | ns |
| t_{PLH} | Driver low-to-high propagation delay time | | | 18 | 40 | |
| t_r | Driver 10%-to-90% differential output rise time | | | 10 | 55 | |
| t_f | Driver 90%-to-10% differential output fall time | | | 10 | 55 | |
| $t_{SK(P)}$ | Driver differential output pulse skew, $ t_{PHL} - t_{PLH} $ | | | | 2.5 | |
| t_{en} | Driver enable time | Receiver enabled, See Figures 4 and 5 | | | 55 | ns |
| | | Receiver disabled, See Figures 4 and 5 | | | 6 | μs |
| t_{dis} | Driver disable time | Receiver enabled, See Figures 4 and 5 | | | 90 | ns |

6.7 Receiver Switching Characteristics

over recommended operating conditions unless otherwise noted

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------|--|--|-----|-----|-----|---------------|
| t_{PHL} | Receiver high-to-low propagation delay time | $C_L = 15\text{ pF}$, See 图 7-6 | | | 70 | ns |
| t_{PLH} | Receiver low-to-high propagation delay time | | | | 70 | |
| t_r | Receiver 10%-to-90% differential output rise time | | | | 5 | |
| t_f | Receiver 90%-to-10% differential output fall time | | | | 5 | |
| $t_{SK(P)}$ | Receiver differential output pulse skew, $ t_{PHL} - t_{PLH} $ | | | | 4.5 | |
| t_{en} | Receiver enable time | Driver enabled, See 图 7-7 | | | 15 | ns |
| | | Driver disabled, See 图 7-8 | | | 6 | μs |
| t_{dis} | Receiver disable time | Driver enabled, See 图 7-7 | | | 20 | ns |




图 6-1. Driver Enable Time From DE to V_{OD}

The time $t_{pZL(x)}$ is the measure from DE to $V_{OD(x)}$. V_{OD} is valid when it is greater than 1.5 V.

6.8 Typical Characteristics




图 6-2. Differential Output Voltage vs Supply Voltage




图 6-3. Driver Output Current vs Supply Voltage




图 6-4. RMS Supply Current vs Signaling Rate




图 6-5. Logic Input Threshold Voltage vs Supply Voltage




图 6-6. Enable Time vs Common-Mode Voltage (See 图 6-1)

7 Parameter Measurement Information






图 7-1. Driver V_{OD} With Common-Mode Loading Test Circuit




Input: PRR = 500 kHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_o = 50 \Omega$

图 7-2. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_o = 50 \Omega$

图 7-3. Driver Switching Test Circuit and Voltage Waveforms



Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_o = 50 \Omega$

图 7-4. Driver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms




图 7-5. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms





图 7-6. Receiver Switching Test Circuit and Voltage Waveforms



Generator: PRR = 500 kHz, 50% Duty Cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_0 = 50 \Omega$




图 7-7. Receiver Enable and Disable Time Test Circuit and Voltage Waveforms With Drivers Enabled




图 7-8. Receiver Enable Time From Standby (Driver Disabled)

8 Detailed Description

8.1 Overview

The SNx5HVD08 is a 3-V to 5.5-V, half-duplex, RS-485 transceiver suitable for data transmission up to 10 Mbps. This device has an active-high driver enable and active-low receiver enable. A standby current of less than 5 μ A can be achieved by disabling both driver and receiver.

Device operation is specified over a wide temperature range from -40°C to +85°C.

8.2 Functional Block Diagram




图 8-1. Logic Diagram (Positive)

8.3 Feature Description

Internal ESD protection circuits protect the transceiver bus terminals against ± 16 kV Human Body Model (HBM) electrostatic discharges and all other pins up to ± 4 kV.

The SNx5HVD08 provides internal biasing of the receiver input thresholds for open-circuit, bus-idle, or short-circuit failsafe conditions, and a typical receiver hysteresis of 35 mV.

8.4 Device Functional Modes

表 8-1. Function Table:
Driver

| INPUT | ENABLE | OUTPUTS | |
|-------|--------|---------|---|
| D | DE | A | B |
| H | H | H | L |
| L | H | L | H |
| X | L | Z | Z |
| Open | H | H | L |

表 8-2. Function Table: Receiver

| DIFFERENTIAL INPUTS | ENABLE ⁽¹⁾ | OUTPUT ⁽¹⁾ |
|-------------------------------|-----------------------|-----------------------|
| $V_{ID} = V_A - V_B$ | RE | R |
| $V_{ID} \leq -0.2$ V | L | L |
| -0.2 V $< V_{ID} < -0.01$ V | L | ? |
| -0.01 V $\leq V_{ID}$ | L | H |
| X | H | Z |
| Open Circuit | L | H |
| Short Circuit | L | H |

(1) H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate




图 8-2. Equivalent Input and Output Schematic Diagrams

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Application Information

As electrical loads are physically distanced from their power source, the effects of supply and return line impedance and the resultant voltage drop must be accounted. If the supply regulation at the load cannot be maintained to the circuit requirements, it forces the use of remote sensing, additional regulation at the load, bigger or shorter cables, or a combination of these. The SN65HVD08 eases this problem by relaxing the supply requirements to allow for more variation in the supply voltage over typical RS-485 transceivers.

9.1.1 Supply Source Impedance

In the steady state, the voltage drop from the source to the load is simply the wire resistance times the load current as modeled in [图 9-1](#).




图 9-1. Steady-State Circuit Model

For example, if you were to provide 5-V $\pm 5\%$ supply power to a remote circuit with a maximum load requirement of 0.1 A (one SN65HVD08), the voltage at the load would fall below the 4.5-V minimum of most 5-V circuits with as little as 5.8 m of 28-GA conductors. [表 9-1](#) summarizes wire resistance and the length for 4.5 V and 3 V at the load with 0.1 A of load current. The maximum lengths would scale linearly for higher or lower load currents.

表 9-1. Maximum Cable Lengths for Minimum Load Voltages at 0.1 A Load

| WIRE SIZE | RESISTANCE | 4.5-V LENGTH AT 0.1 A | 3-V LENGTH AT 0.1 A |
|-----------|-------------------|-----------------------|---------------------|
| 28 Gauge | 0.213 Ω /m | 5.8 m | 41.1 m |
| 24 Gauge | 0.079 Ω /m | 15.8 m | 110.7 m |
| 22 Gauge | 0.054 Ω /m | 23.1 m | 162.0 m |
| 20 Gauge | 0.034 Ω /m | 36.8 m | 257.3 m |
| 18 Gauge | 0.021 Ω /m | 59.5 m | 416.7 m |

Under dynamic load requirements, the distributed inductance and capacitance of the power lines may not be ignored and decoupling capacitance at the load is required. The amount depends upon the magnitude and frequency of the load current change but, if only powering the SN65HVD08, a 0.1 μ F ceramic capacitor is usually sufficient.

9.1.2 Opto-Isolated Data Buses

Long RS-485 circuits can create large ground loops and pick up common-mode noise voltages in excess of the range tolerated by standard RS-485 circuits. A common remedy is to provide galvanic isolation of the data circuit from earth or local grounds.

Transformers, capacitors, or phototransistors most often provide isolation of the bus and the local node. Transformers and capacitors require changing signals to transfer the information over the isolation barrier and phototransistors (opto-isolators) can pass steady-state signals. Each of these methods incurs additional costs and complexity, the former in clock encoding and decoding of the data stream and the latter in requiring an isolated power supply.

Quite often, the cost of isolated power is repeated at each node connected to the bus as shown in [图 9-2](#). The possibly lower-cost solution is to generate this supply once within the system and then distribute it along with the data line(s) as shown in [图 9-3](#).




图 9-2. Isolated Power at Each Node




图 9-3. Distribution of Isolated Power

The features of the SN65HVD08 are particularly good for the application of [图 9-3](#). Due to added supply source impedance, the low quiescent current requirements and wide supply voltage tolerance allow for the poorer load regulation.

9.1.3 Opto Alternative

The ISO150 is a two-channel, galvanically isolated data coupler capable of data rates of 80 Mbps. Each channel can be individually programmed to transmit data in either direction.

Data is transmitted across the isolation barrier by coupling complementary pulses through high-voltage 0.4-pF capacitors. Receiver circuitry restores the pulses to standard logic levels. Differential signal transmission rejects isolation-mode voltage transients up to 1.6 kV/ms.

ISO150 avoids the problems commonly associated with opto-couplers. Optically-isolated couplers require high current pulses and allowance must be made for LED aging. The ISO150's Bi-CMOS circuitry operates at 25 mW per channel with supply voltage range matching that of the SN65HVD08 of 3 V to 5.5 V.

图 9-4 shows a typical circuit.




图 9-4. Isolated RS-485 Interface

9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




图 9-5. Typical Application Diagram

9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and bus length, meaning the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable may be without introducing data errors. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.




图 9-6. Cable Length vs Data Rate Characteristic

9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in [方程式 1](#).

$$L_{\text{stub}} \leq 0.1 \times t_r \times v \times c \quad (1)$$

Where:

- t_r is the 10/90 rise time of the driver
- c is the speed of light (3×10^8 m/s)
- v is the signal velocity of the cable or trace as a factor of c

Per [方程式 1](#), the maximum recommended stub length for the minimum driver output rise time of the SNx5HVD08 for a signal velocity of 78% is 0.23 meters (0.75 feet).

9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . Because the SN65HVD08 and SN75HVD08 are each 1/8 UL transceivers, it is possible to connect up to 256 receivers to the bus.

9.2.1.4 Receiver Failsafe

The differential receivers of the SNx5HVD08 family are “failsafe” to invalid bus states caused by:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver will output a failsafe logic High state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the “input indeterminate” range does not include zero volts differential.

In order to comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input VID is more positive than +200 mV, and must output a Low when VID is more negative than -200 mV. The receiver parameters which determine the failsafe performance are VIT(+) and VIT(-).

As shown in the Electrical Characteristics table, differential signals more negative than -200 mV will always cause a Low receiver output, and differential signals more positive than -10 mV will always cause a High receiver output. Thus, when the differential input signal is close to zero, it is still above the maximum VIT(+) threshold of -10 mV, and the receiver output will be High.

9.2.2 Detailed Design Procedure

In order to protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary.




图 9-7. Transient protection against ESD, EFT, and Surge transients

图 9-7 suggests a protection circuit against 10 kV ESD (IEC 61000-4-2), 4 kV EFT (IEC 61000-4-4), and 1 kV surge (IEC 61000-4-5) transients. 表 9-2 shows the associated Bill of Materials.

表 9-2. Bill of Materials

| DEVICE | FUNCTION | ORDER NUMBER | MANUFACTURER |
|--------|---|--------------------|--------------|
| XCVR | 3.3 V to 5 V, 10 Mbps RS-485 Transceiver | SNx5HVD08 | TI |
| R1, R2 | 10 Ω , Pulse-Proof Thick-Film Resistor | CRCW0603010RJNEAHP | Vishay |
| TVS | Bidirectional 400 W Transient Suppressor | CDSOT23-SM712 | Bourns |

9.2.3 Application Curve

图 9-8 demonstrates operation of the SN65HVD08 at a signaling rate of 10 Mbps.




图 9-8. SNx5HVD08 Differential Output Waveform

9.3 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be buffered with a 100-nF ceramic capacitor located as close to the supply pins as possible. The TPS76333 and TPS76350 are linear voltage regulators suitable for 3.3 V and 5 V supplies respectively.

9.4 Layout

9.4.1 Layout Guidelines

On-chip IEC-ESD protection is sufficient for laboratory and portable equipment but insufficient for EFT and surge transients occurring in industrial environments. Therefore, robust and reliable bus node design requires the use of external transient protection devices.

Because ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high frequency layout techniques must be applied during PCB design.

1. Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
2. Use VCC and ground planes to provide low-inductance. Note that high-frequency currents follow the path of least inductance and not the path of least impedance.
3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
4. Apply 100-nF to 220-nF bypass capacitors as close as possible to the VCC-pins of transceiver, UART, or controller ICs on the board.
5. Use at least two vias for VCC and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
6. Use 1-k Ω to 10-k Ω pullup and pulldown resistors for enable lines to limit noise currents in these lines during transient events.
7. Insert series pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus terminals. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

9.4.2 Layout Example




图 9-9. SNx5HVD08 Layout example

10 Device and Documentation Support

10.1 Device Support

10.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

10.2 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.5 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| SN65HVD08D | OBSOLETE | SOIC | D | 8 | | TBD | Call TI | Call TI | -40 to 85 | VP08 | |
| SN65HVD08DR | ACTIVE | SOIC | D | 8 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | VP08 | Samples |
| SN65HVD08DRG4 | ACTIVE | SOIC | D | 8 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | VP08 | Samples |
| SN65HVD08P | ACTIVE | PDIP | P | 8 | 50 | RoHS & Green | NIPDAU | N / A for Pkg Type | -40 to 85 | 65HVD08 | Samples |
| SN75HVD08DR | OBSOLETE | SOIC | D | 8 | | TBD | Call TI | Call TI | 0 to 70 | VN08 | |
| SN75HVD08P | ACTIVE | PDIP | P | 8 | 50 | RoHS & Green | NIPDAU | N / A for Pkg Type | 0 to 70 | 75HVD08 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN65HVD08DR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65HVD08DR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |

TUBE


*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN65HVD08P | P | PDIP | 8 | 50 | 506 | 13.97 | 11230 | 4.32 |
| SN75HVD08P | P | PDIP | 8 | 50 | 506 | 13.97 | 11230 | 4.32 |



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 variation BA.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司