

SN74AHC4066 四路双边模拟开关

1 特性

- 1V 至 5.5V V_{CC} 运行
- 所有端口上均支持以混合模式电压运行
- 高开关输出电压比
- 低开关间串扰
- 单独的开关控制
- 极低输入电流
- 静电放电 (ESD) 保护性能超过 JESD 22 规范要求：
 - 2000V 人体放电模型 (A114-A)
 - 200V 机器放电模型 (A115-A)
 - 1000V 组件充电模式 (C101)

2 应用

- 模拟信号开关或多路复用：
 - 信号门控、调制器、静噪控制、解调器、斩波器、换向开关
- 数字信号开关和多路复用
 - [音频和视频信号路由](#)
- [传输门逻辑实施](#)
- [模数和数模转换](#)
- [频率、阻抗、相位和模拟信号增益的数字控制](#)
- [电机转速控制](#)
- [电池充电器](#)
- [直流/直流转换器](#)

3 说明

这款四路硅栅 CMOS 模拟开关专为在 1V 至 5.5V V_{CC} 下运行而设计，

能够处理模拟和数字信号。每个开关允许在任意方向传输振幅高达 5.5V (峰值) 的信号。

每个开关部分都有自己的启用输入控制 (C)。应用到 C 上的一个高电平电压开启相关开关部分。


应用包括用于模数和数模转换系统的信号选通、斩波、调制或者解调 (modem)，以及信号复用。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
SN74AHC4066	D (SOIC, 14)	8.65mm x 6mm
	PW (TSSOP, 14)	5mm x 6.4mm
	RGY (VQFN, 14)	3.5mm x 3.5mm

(1) 有关更多信息，请参阅节 10。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



Copyright © 2016, Texas Instruments Incorporated

逻辑图、每次转换 (正逻辑)



Table of Contents

1 特性	1	6 Parameter Measurement Information	9
2 应用	1	7 Detailed Description	15
3 说明	1	7.1 Overview.....	15
4 Pin Configuration and Functions	2	7.2 Functional Block Diagram.....	15
5 Specifications	4	7.3 Device Functional Modes.....	15
5.1 Absolute Maximum Ratings.....	4	8 Device and Documentation Support	16
5.2 ESD Ratings.....	4	8.1 Documentation Support.....	16
5.3 Thermal Information.....	4	8.2 接收文档更新通知.....	16
5.4 Recommended Operating Conditions.....	5	8.3 支持资源.....	16
5.5 Electrical Characteristics.....	5	8.4 Trademarks.....	16
5.6 Switching Characteristics.....	6	8.5 静电放电警告.....	16
5.7 Switching Characteristics.....	6	8.6 术语表.....	16
5.8 Switching Characteristics.....	7	9 Revision History	16
5.9 Analog Switching Characteristics.....	7	10 Mechanical, Packaging, and Orderable Information	16
5.10 Operating Characteristics.....	8		

4 Pin Configuration and Functions




图 4-1. D or PW Package, 14-Pin SOIC or TSSOP (Top View)




图 4-2. RGY Package, 14-Pin QFN (Top View)

表 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
1A	1	I/O	Switch 1 input/output
1B	2	I/O	Switch 1 output/input
2B	3	I/O	Switch 2 output/input
2A	4	I/O	Switch 2 input/output
2C	5	I	Switch 2 control
3C	6	I	Switch 3 control
GND	7	—	Ground
3A	8	I/O	Switch 3 input/output
3B	9	I/O	Switch 3 output/input
4B	10	I/O	Switch 4 output/input
4A	11	I/O	Switch 4 input/output
4C	12	I	Switch 4 control
1C	13	I	Switch 1 control

表 4-1. Pin Functions (续)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
V _{CC}	14	—	Power

(1) I = input, O = output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾	-0.5	7	V
V _I	Input voltage range	-0.5	7	V
V _{IO}	Switch I/O voltage range	-0.5 to V _{CC}	+0.5	V
I _{IK}	Control-input clamp current	V _I < 0	-20	mA
I _I	I/O port diode current	V _I < 0 or V _{IO} > V _{CC}	±50	mA
	On-state switch current	V _{IO} = 0 to V _{CC}	±25	mA
	Continuous current through V _{CC} or GND		±50	mA
T _{stg}	Storage temperature	-60	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground unless otherwise specified.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process. CDM value for N package only.

5.3 Thermal Information

THERMAL METRIC ⁽¹⁾		SN74AHC4066			UNIT
		D	PW	RGY	
		14 PINS	14 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	127.7	150.6	91.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	81.8	78.2	91.8	°C/W
R _{θJC(bottom)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	50.0	°C/W
R _{θJB}	Junction-to-board thermal resistance	84.2	93.7	66.5	°C/W
ψ _{JT}	Junction-to-top characterization parameter	39.5	24.6	20.0	°C/W
ψ _{JB}	Junction-to-board characterization parameter	83.7	93.1	66.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽²⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage	1 (1)	5.5	V
V_{IH}	High-level input voltage, control inputs	$V_{CC} = 2V$	1.5	V
		$V_{CC} = 2.3V$ to $2.7V$	$V_{CC} \times 0.7$	
		$V_{CC} = 3V$ to $3.6V$	$V_{CC} \times 0.7$	
		$V_{CC} = 4.5V$ to $5.5V$	$V_{CC} \times 0.7$	
V_{IL}	Low-level input voltage, control inputs	$V_{CC} = 2V$	0.5	V
		$V_{CC} = 2.3V$ to $2.7V$	$V_{CC} \times 0.3$	
		$V_{CC} = 3V$ to $3.6V$	$V_{CC} \times 0.3$	
		$V_{CC} = 4.5V$ to $5.5V$	$V_{CC} \times 0.3$	
V_I	Control input voltage	0	5.5	V
V_{IO}	Input/output voltage	0	V_{CC}	V
$\Delta t/\Delta v$	Input transition rise and fall time	$V_{CC} = 2.3V$ to $2.7V$	200	ns/V
		$V_{CC} = 3V$ to $3.6V$	100	
		$V_{CC} = 4.5V$ to $5.5V$	20	
T_A	Operating free-air temperature	- 40	85	°C

- (1) With supply voltages at or below 2V, the analog switch on-state resistance becomes very nonlinear. Only digital signals should be transmitted at these low supply voltages.
- (2) All unused inputs of the device must be held at V_{CC} or GND for proper device operation. Refer to the TI application report, [Implications of Slow or Floating CMOS Inputs](#).

5.5 Electrical Characteristics

$T_A = -40$ to $+85$ °C unless otherwise specified.

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25^\circ C$			MIN	MAX	UNIT
			MIN	TYP	MAX			
r_{on}	On-state switch resistance $I_T = -1mA, V_I = 0$ to V_{CC} , $V_C = V_{IH}$ (see 图 6-1)	2.3V		38	180		225	Ω
		3V		29	150		190	
		4.5V		21	75		100	
$r_{on(p)}$	Peak on-state resistance $I_T = -1mA$ $V_I = V_{CC}$ to GND $V_C = V_{IH}$	2.3V		143	500		600	Ω
		3V		57	180		225	
		4.5V		31	100		125	
Δr_{on}	Difference in on-state resistance between switches $I_T = -1mA$ $V_I = V_{CC}$ to GND $V_C = V_{IH}$	2.3V		6	30		40	Ω
		3V		3	20		30	
		4.5V		2	15		20	
I_{IH} I_{IL}	Control input current $V_C = 0$ or V_{CC}	5.5			± 0.1		± 1	μA
$I_{s(off)}$	Off-state switch leakage current $V_I = V_{CC}$ and $V_O = GND$, or $V_I = GND$ and $V_O = V_{CC}$, $V_C = V_{IL}$ (see 图 6-2)	5.5V			± 0.1		± 1	μA

5.5 Electrical Characteristics (续)

$T_A = -40$ to $+85$ °C unless otherwise specified.

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
$I_{s(on)}$	On-state switch leakage current	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$ (see 图 6-3)	5.5V				± 1	μA
I_{CC}	Supply current	$V_I = V_{CC}$ or GND	5.5V				20	μA
C_{iC}	Control input capacitance			1.5				pF
C_{iO}	Switch input/output capacitance			5.5				pF
C_F	Feed-through capacitance			0.5				pF

5.6 Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 2.5\text{V} \pm 0.2\text{V}$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
t_{PLH} , t_{PHL}	A or B	B or A	$C_L = 50\text{pF}$ (see 图 6-4)		1.2	10		16	ns
t_{PZH} , t_{PZL}	C	A or B	$C_L = 50\text{pF}$ $R_L = 1\text{k}\Omega$, (see 图 6-5)		3.3	15		20	ns
t_{PLZ} , t_{PHZ}	C	A or B	$C_L = 50\text{pF}$ $R_L = 1\text{k}\Omega$, (see 图 6-5)		6	15		23	ns
t_{PLZ} , t_{PHZ}	A or B	B or A	$C_L = 50\text{pF}$ (see 图 6-6)		2.6	12		18	ns
t_{PLZ} , t_{PHZ}	C	A or B	$C_L = 50\text{pF}$ $R_L = 1\text{k}\Omega$, (see 图 6-8)		4.2	25		32	ns
t_{PLZ} , t_{PHZ}	C	A or B	$C_L = 50\text{pF}$ $R_L = 1\text{k}\Omega$, (see 图 6-8)		9.6	25		32	ns

5.7 Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
t_{PLH} , t_{PHL}	A or B	B or A	$C_L = 50\text{pF}$ (see 图 6-4)		0.8	6		10	ns
t_{PZH} , t_{PZL}	C	A or B	$C_L = 50\text{pF}$ $R_L = 1\text{k}\Omega$, (see 图 6-5)		2.3	11		15	ns
t_{PLZ} , t_{PHZ}	C	A or B	$C_L = 50\text{pF}$ $R_L = 1\text{k}\Omega$, (see 图 6-5)		4.5	11		15	ns
t_{PLZ} , t_{PHZ}	A or B	B or A	$C_L = 50\text{pF}$ (see 图 6-6)		1.5	9		12	ns

5.7 Switching Characteristics (续)

over recommended operating free-air temperature range, $V_{CC} = 3.3V \pm 0.3V$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$T_A = 25^\circ C$			MIN	MAX	UNIT
				MIN	TYP	MAX			
t_{PLZ} , t_{PHZ} Switch turn-on time	C	A or B	$C_L = 50pF$ $R_L = 1k\Omega$, (see 图 6-8)		3	18		22	ns
t_{PLZ} , t_{PHZ} Switch turn-off time	C	A or B	$C_L = 50pF$ $R_L = 1k\Omega$, (see 图 6-8)		7.2	18		22	ns

5.8 Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 5V \pm 0.5V$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$T_A = 25^\circ C$			MIN	MAX	UNIT
				MIN	TYP	MAX			
t_{PLH} , t_{PHL} Propagation delay time	A or B	B or A	$C_L = 50pF$ (see 图 6-4)		0.3	4		7	ns
t_{PZH} , t_{PZL} Switch turn-on time	C	A or B	$C_L = 50pF$ $R_L = 1k\Omega$, (see 图 6-5)		1.6	7		10	ns
t_{PLZ} , t_{PHZ} Switch turn-off time	C	A or B	$C_L = 50pF$ $R_L = 1k\Omega$, (see 图 6-5)		3.2	7		10	ns
t_{PLZ} , t_{PHZ} Propagation delay time	A or B	B or A	$C_L = 50pF$ (see 图 6-6)		0.6	6		8	ns
t_{PLZ} , t_{PHZ} Switch turn-on time	C	A or B	$C_L = 50pF$ $R_L = 1k\Omega$, (see 图 6-8)		2.1	12		16	ns
t_{PLZ} , t_{PHZ} Switch turn-off time	C	A or B	$C_L = 50pF$ $R_L = 1k\Omega$, (see 图 6-8)		5.1	12		16	ns

5.9 Analog Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V_{CC}	$T_A = 25^\circ C$			UNIT
					MIN	TYP	MAX	
Frequency response (switch on)	A or B	B or A	$C_L = 50pF$, $R_L = 600\Omega$ $f_{in} = 1MHz$ (sine wave) $20\log_{10}(V_O/V_I) = -3 dB$ (see 图 6-4)	2.3V	60			MHz
				3V	75			
				4.5V	100			
Crosstalk (between any switches)	A or B	B or A	$C_L = 50pF$, $R_L = 600\Omega$ $f_{in} = 1MHz$ (sine wave) (see 图 6-4)	2.3V	-45			dB
				3V	-45			
				4.5V	-45			
Crosstalk (control input to signal output)	C	A or B	$C_L = 50pF$, $R_L = 600\Omega$, $f_{in} = 1MHz$ (sine wave) (see 图 6-4)	2.3V	15			mV
				3V	20			
				4.5V	50			
Feed-through attenuation (switch off)	A or B	B or A	$C_L = 50pF$, $R_L = 600\Omega$, $f_{in} = 1MHz$ (sine wave) (see 图 6-4)	2.3V	-40			dB
				3V	-40			
				4.5V	-40			

5.9 Analog Switching Characteristics (续)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC}	T _A = 25°C			UNIT
					MIN	TYP	MAX	
Sine-wave distortion	A or B	B or A	C _L = 50pF, R _L = 10kΩ, f _{in} = 1kHz (sine wave) (see 图 6-4)	V _I = 2V _{p-p}	2.3V		0.1	%
				V _I = 2.5V _{p-p}	3V		0.1	
				V _I = 4V _{p-p}	4.5V		0.1	

5.10 Operating Characteristics

T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	C _L = 50pF, f = 10MHz	4.5	pF

6 Parameter Measurement Information




图 6-1. ON-State Resistance Test Circuit




图 6-2. OFF-State Switch Leakage-Current Test Circuit




图 6-3. ON-State Leakage-Current Test Circuit






图 6-4. Propagation Delay Time, Signal Input to Signal Output





TEST CIRCUIT


TEST	S1	S2
t_{pZL}	GND	V_{CC}
t_{pZH}	V_{CC}	GND
t_{pLZ}	GND	V_{CC}
t_{pHZ}	V_{CC}	GND



(t_{pZL} , t_{pZH})



(t_{pLZ} , t_{pHZ})



VOLTAGE WAVEFORMS

图 6-5. Switching Time (t_{pZL} , t_{pLZ} , t_{pZH} , t_{pHZ}), Control to Signal Output




图 6-6. Frequency Response (Switch On)




图 6-7. Crosstalk Between Any Two Switches




图 6-8. Crosstalk (Control Input - Switch Output)




图 6-9. Feed-Through Attenuation (Switch Off)




图 6-10. Sine-Wave Distortion

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Implications of Slow or Floating CMOS Inputs application notes](#)

8.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.3 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision * (June 2003) to Revision A (February 2024)	Page
• 将数据表更新为仅包含 <i>D</i> 、 <i>PW</i> 或 <i>RGY</i> 封装.....	1
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• Updated the <i>Thermal Information</i>	4
• Updated V_{CC} operation from: 2V - 5.5V to: 1V - 5.5V.....	5

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC4066D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 85	AHC4066	
SN74AHC4066DBR	NRND	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	
SN74AHC4066DGVR	NRND	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	
SN74AHC4066DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC4066	Samples
SN74AHC4066N	NRND	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AHC4066N	
SN74AHC4066NSR	NRND	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC4066	
SN74AHC4066PW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 85	HA4066	
SN74AHC4066PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA4066	Samples
SN74AHC4066RGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HA4066	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC4066DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHC4066DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHC4066DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC4066DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC4066NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74AHC4066PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC4066PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC4066RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC4066DBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74AHC4066DGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74AHC4066DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74AHC4066DR	SOIC	D	14	2500	353.0	353.0	32.0
SN74AHC4066NSR	SO	NS	14	2000	356.0	356.0	35.0
SN74AHC4066PWR	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74AHC4066PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74AHC4066RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN74AHC4066N	N	PDIP	14	25	506	13.97	11230	4.32

DGV (R-PDSO-G**)


PLASTIC SMALL-OUTLINE

24 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. Falls within JEDEC: 24/48 Pins – MO-153
 14/16/20/56 Pins – MO-194


DB0014A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-150.

EXAMPLE BOARD LAYOUT


DB0014A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220762/A 05/2024

NOTES: (continued)


- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DB0014A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220762/A 05/2024


NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - $\triangle D$ The 20 pin end lead shoulder width is a vendor option, either half or full width.


4040049/E 12/2002

PW0014A



PACKAGE OUTLINE
TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220202/B 12/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT


D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X


4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



4203539-2/1 06/2011


- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - QFN (Quad Flatpack No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
 - Package complies to JEDEC MO-241 variation BA.

MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司