

参考文献

TLV320AIC3104-Q1 用于信息娱乐系统与仪表组的汽车类低功耗立体声音频编 解码器

1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 标准的下列特性:
- 器件温度等级 2:–40°C 至 105°C 环境工作温度范围
	- 器件 HBM ESD 分类等级 2
	- 器件 CDM ESD 分类等级 C6
- 立体声音频 DAC:
	- 102dBA 信噪比
	- 16 位、20 位、24 位或 32 位数据
	- 支持 8kHz 至 96kHz 的采样率
	- 3D、低音、高音、EQ、去加重效果
	- 提供灵活的节能模式和 性能
- 立体声音频 ADC:
	- 92dBA 信噪比
	- 支持 8kHz 至 96kHz 的采样率
	- 在录音期间提供
	- 数字信号处理和噪声滤除功能
- 六个音频输入引脚:
	- 一对立体声单端输入
	- 一对立体声全差分输入
- 六个音频输出驱动器:
	- 全差动或单端立体声耳机驱动器
	- 全差动立体声线路输出
- 低功耗:在 3.3V 模拟电源下为 14mW 立体声、 48kHz 回放
- 具有无源模拟旁路的超低功耗模式
- 可编程输入/输出模拟增益
- 用于录音的自动增益控制 (AGC)
- 可编程麦克风偏置电平
- 用于灵活时钟生成的可编程锁相环路 (PLL)
- 1²C 控制总线
- 音频串行数据总线支持 I2S、左对齐/右对齐、DSP 和 TDM 模式
- 广泛的模块化电源控制
- 电源:
	- 模拟:2.7V 至 3.6V
	- 数字内核:1.525V 至 1.95V
	- 数字 I/O:1.1V 至 3.6V

2 应用

- 仪表组
- 音响主机
- 车载音频
- 紧急呼叫 (E-Call)
- 远程信息处理控制单元

3 说明

TLV320AIC3104-Q1 是一款低功耗立体声音频编解码 器,具有立体声耳机放大器以及在单端或全差分配置下 可编程的多个输入和输出。该器件包括基于寄存器的全 面电源控制,可实现立体声 48kHz DAC 回放,在 3.3V 模拟电源下的功耗低至 14mW,因此非常适合汽 车音频应用中的仪表组和音响主机系统。

TLV320AIC3104-Q1 的录音路径包含集成式麦克风偏 置、数控立体声麦克风前置放大器和自动增益控制 (AGC),并在多个模拟输入中提供混频器/多路复用器 功能。在录音过程中可使用可编程滤波器,滤除在嘈杂 和不可预测的环境中(例如激活紧急呼叫系统时)可能 产生的可闻噪声。回放路径包括混频器/多路复用器功 能(从立体声 DAC 和所选输入,经可编程音量控制至 各种输出)。

TLV320AIC3104-Q1 包含四个高功率输出驱动器以及 两个全差分输出驱动器。高功率输出驱动器可驱动各种 负载配置,例如,使用交流耦合电容器时,最多四个通 道的单端 16Ω 耳机;或使用无电容器输出配置时的立 体声 16Ω 耳机。这些参数使 TLV320AIC3104-Q1 能够 在信息娱乐系统与仪表组领域的各种音频应用中充当 MCU 和扬声器放大器(例如 [TPA3111D1-Q1](https://www.ti.com/lit/ds/slos759e/slos759e.pdf))之间的 接口。

立体声音频 DAC 支持从 8kHz 到 96kHz 的采样率, 在 DAC 路径中包括可编程数字滤波, 用于 32kHz、44.1kHz 和 48kHz 采样率下的 3D、低音、高音、中音效果、扬声器均衡和去加重功能。立体声音频 ADC 支持 8kHz 至 96kHz 采样率, 前面是可编程增益放大器 (PGA) 或自动增益控制 (AGC) 电路, 提供高达 59.5dB 的模拟增益, 用 于低电平麦克风输入。TLV320AIC3104-Q1 提供超高的启动 (8ms–1,408ms) 和衰减 (0.05s–22.4s) 编程范围。 扩展的 AGC 范围可针对许多类型的应用对 AGC 进行微调。

如果不需要处理模拟或数字信号,可将器件置于特殊的模拟信号直通模式。此模式可显著降低功耗,因为在此直 通操作期间,器件的大部分会断电。

串行控制总线支持 I²C 协议,而串行音频数据总线可针对 I²S、左右平衡、DSP 或 TDM 模式进行编程。包括一个 用于生成灵活时钟的高度可编程 PLL,并支持从 512kHz 到 50MHz 的各种可用 MCLK 的所有标准音频速率,特 别关注最流行的 12MHz、13MHz、16MHz、19.2MHz 和 19.68MHz 系统时钟的情况。

TLV320AIC3104-Q1 由 2.7V 至 3.6V 的模拟电源、1.525V 至 1.95V 的数字内核电源以及 1.1V 至 3.6V 的数字 I/O 电源供电

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

(2) 封装尺寸(长 × 宽)为标称值,并包括引脚(如适用)。

简图

Table of Contents

4 Device Comparison

RHB Package

5 Pin Configuration and Functions

NOTE: Connect the device thermal pad to DRVSS.

表 **5-1. Pin Functions**

4 [提交文档反馈](https://www.ti.com/feedbackform/techdocfeedback?litnum=ZHCSRJ6D&partnum=TLV320AIC3104-Q1) Copyright © 2024 Texas Instruments Incorporated

表 **5-1. Pin Functions** (续)

6 Specifications

6.1 Absolute Maximum Ratings

(1)

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *[Recommended Operating Conditions](#page-6-0)*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

(1) Analog voltage values are with respect to AVSS, DRVSS; digital voltage values are with respect to DVSS.

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC Package Thermal Metrics](https://www.ti.com/lit/pdf/spra953)* application report.

┓

6.5 Electrical Characteristics

(1) Ratio of output level with 1-kHz, full-scale, sine-wave input to the output level with the inputs short-circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.

(2) All performance measurements done with 20-kHz, low-pass filter and an A-weighted filter, where noted. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the *Electrical Characteristics*. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.

(3) Unless otherwise noted, all measurements use an output common-mode voltage setting of 1.35 V, a 0-dB output level control gain, and a 16-Ω single-ended load.

(4) Ratio of output level with a 1-kHz, full-scale input to the output level playing an all-zero signal, measured A-weighted over a 20-Hz to 20-kHz bandwidth.

- (5) When IOVDD < 1.6 V, minimum V_{H} is 1.1 V.
- (6) Additional power is consumed when the PLL is powered.

6.6 Switching Characteristics I2S/LJF/RJF Timing in Master Mode

6.7 Switching Characteristics I2S/LJF/RJF Timing in Slave Mode

6.8 Switching Characteristics DSP Timing in Master Mode

6.9 Switching Characteristics DSP Timing in Slave Mode

图 **6-1. I ²S/LJF/RJF Timing in Master Mode**

图 **6-4. DSP Timing in Slave Mode**

6.10 Typical Characteristics

7 Detailed Description

7.1 Overview

The TLV320AIC3104-Q1 is a highly flexible, low-power, stereo audio codec with extensive feature integration, intended for applications in infotainment or cluster systems such as head unit, telematics, cluster, emergency calls (eCall), navigation systems, and other car entertainment applications. The device integrates a host of features to reduce cost, board space, and power consumption in space-constrained, battery-powered, portable applications.

The TLV320AIC3104-Q1 consists of the following blocks:

- Stereo audio multibit delta-sigma DAC (8 kHz to 96 kHz)
- Stereo audio multibit delta-sigma ADC (8 kHz to 96 kHz)
- Programmable digital audio effects processing (3D, bass, treble, midrange, EQ, notch filter, de-emphasis)
- Four audio inputs
- Four high-power audio output drivers (headphone drive capability)
- Two fully differential line output drivers
- Fully programmable PLL
- Headphone/headset jack detection available as register status bit

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Audio Data Converters

The TLV320AIC3104-Q1 supports the following standard audio sampling rates: 8 kHz, 11.025 kHz, 12 kHz, 16 kHz, 22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, and 96 kHz. The converters also can operate at different sampling rates in various combinations, which are described further as follows.

The data converters are based on the concept of an $f_{S(ref)}$ rate that is used internal to the device, and is related to the actual sampling rates of the converters through a series of ratios. For typical sampling rates, $f_{S(ref)}$ is either 44.1 kHz or 48 kHz, although f_{S(ref)} can realistically be set over a wider range of rates up to 53 kHz, with additional restrictions if the PLL is used. This concept is used to set the sampling rates of the ADC and DAC, and also to enable high-quality playback of low-sampling-rate data without high-frequency audible noise being generated.

The sampling rate of the ADC and DAC is determined by the clock divider (NCODEC). The sampling rate can be set to $f_{S(ref)}$ / NCODEC or 2 \times $f_{S(ref)}$ / NCODEC, with NCODEC being 1, 1.5, 2, 2.5, 3, 3.5, 4, 4.5, 5, 5.5, or 6 for both the NDAC and NADC settings. In the TLV320AIC3104-Q1, NDAC and NADC must be set to the same value because the device only supports a common sampling rate for the ADC and DAC channels. Therefore, NCODEC = NDAC = NADC and this value is programmed by setting the value of bits D7 to D4 equal to the value of bits D3 to D0 in register 2, page 0.

7.3.2 Stereo Audio ADC

The TLV320AIC3104-Q1 includes a stereo audio ADC, which uses a delta-sigma modulator with 128-times oversampling in single-rate mode, followed by a digital decimation filter. The ADC supports sampling rates from 8 kHz to 48 kHz in single-rate mode, and up to 96 kHz in dual-rate mode. Whenever the ADC or DAC is in operation, the device requires that an audio master clock be provided and appropriate audio clock generation be set up within the device.

In order to provide optimal system power dissipation, the stereo ADC can be powered one channel at a time, to support the case where only mono record capability is required. In addition, both channels can be fully powered or entirely powered down.

The integrated digital decimation filter removes high-frequency content and downsamples the audio data from an initial sampling rate of 128 f_S to the final output sampling rate of fS. The decimation filter provides a linear phase output response with a group delay of 17 / fS. The $-$ 3-dB bandwidth of the decimation filter extends to 0.45 fs and scales with the sample rate (fS). The filter has minimum 75-dB attenuation over the stop band from 0.55 fS to 64 fS. Independent digital high-pass filters are also included with each ADC channel, with a corner frequency that can be independently set.

Because of the oversampling nature of the audio ADC and the integrated digital decimation filtering, requirements for analog antialiasing filtering are very relaxed. The TLV320AIC3104-Q1 integrates a secondorder analog antialiasing filter with 20-dB attenuation at 1 MHz. This filter, combined with the digital decimation filter, provides sufficient antialiasing filtering without requiring additional external components.

The ADC is preceded by a programmable gain amplifier (PGA), which allows analog gain control from 0 dB to 59.5 dB in steps of 0.5 dB. The PGA gain changes are implemented with an internal soft-stepping algorithm that only changes the actual volume level by one 0.5-dB step every one or two ADC output samples, depending on the register programming (see page 0, registers 19 and 22). This soft-stepping ensures that volume control changes occur smoothly with no audible artifacts. On reset, the PGA gain defaults to a mute condition, and on power down, the PGA soft-steps the volume to mute before shutting down. A read-only flag is set whenever the gain applied by PGA equals the desired value set by the register. The soft-stepping control can also be disabled by programming a register bit. When soft stepping is enabled, the audio master clock must be applied to the part after the ADC power-down register is written to ensure the soft-stepping to mute has completed. When the ADC power-down flag is no longer set, the audio master clock can be shut down.

Copyright © 2024 Texas Instruments Incorporated t and $\frac{dS}{dt}$ and

7.3.2.1 Stereo Audio ADC High-Pass Filter

Often in audio applications it is desirable to remove the dc offset from the converted audio data stream. The TLV320AIC3104-Q1 has a programmable first-order high-pass filter which can be used for this purpose. The digital filter coefficients are in 16-bit format and therefore use two 8-bit registers for each of the three coefficients, N0, N1, and D1. The transfer function of the digital high-pass filter is of the form:

$$
H(z) = \frac{N0 + N1 \times z^{-1}}{32,768 - D1 \times z^{-1}}
$$

(1)

Programming the left channel is done by writing to page 1, registers 65 to 70, and the right channel is programmed by writing to page 1, registers 71 to 76. After the coefficients have been loaded, these ADC highpass filter coefficients can be selected by writing to page 0, register 107, bits D7 to D6, and the high-pass filter can be enabled by writing to page 0, register 12, bits D7 to D4.

7.3.3 Automatic Gain Control (AGC)

An automatic gain control (AGC) circuit is included with the ADC and can be used to maintain nominally constant output signal amplitude when recording speech signals (the AGC can be fully disabled if not needed). This circuitry automatically adjusts the PGA gain when the input signal becomes overly loud or very weak, such as when a person speaking into a microphone moves closer or farther from the microphone. The AGC algorithm has several programmable settings, including target level, attack and decay time constants, noise threshold, and maximum PGA gain applicable that allow the algorithm to be fine-tuned for any particular application. These AGC features are explained in this section, and \boxtimes [7-1](#page-24-0) illustrates their operation. The algorithm uses the absolute average of the signal (which is the average of the absolute value of the signal) as a measure of the nominal amplitude of the output signal.

备注

Completely independent AGC circuitry is included with each ADC channel with entirely independent control over the algorithm from one channel to the next. This is attractive in cases where two microphones are used in a system, but may have different placement in the end equipment and require different dynamic performance for optimal system operation

The TLV320AIC3104-Q1 allows programming of eight different target levels, which can be programmed from -5.5 dB to –24 dB relative to a full-scale signal. Because the device reacts to the signal absolute average and not to peak levels, it is recommended that the target level be set with enough margin to avoid clipping at the occurrence of loud sounds.

Attack can be varied from 7 ms to 1,408 ms. The extended right-channel attack time can be programmed by writing to page 0, register 103, and the left channel is programmed by writing to page 0, register 105.

Decay time can be varied in the range from 0.05 s to 22.4 s. The extended right-channel decay time can be programmed by writing to page 0, register 104, and the left channel is programmed by writing to page 0, register 106.

The actual AGC decay time maximum is based on a counter length, so the maximum decay time scales with the clock setup that is used. $\frac{1}{6}$ 7-1 shows the relationship of the NCODEC ratio to the maximum time available for the AGC decay. In practice, these maximum times are extremely long for audio applications and should not limit any practical AGC decay time that is needed by the system.

表 **7-1. AGC Decay Time Restriction**

In this situation, the AGC considers the input signal as a silence and will set the noise threshold flag while reducing the gain down to 0 dB in steps of 0.5 dB every sample period. The gain stays at 0 dB unless the input speech signal average rises above the noise threshold setting. This ensures that noise does not get gained up in the absence of speech. Noise threshold level in the AGC algorithm is programmable from -30 dB to -90 dB relative to full scale. A disable noise gate feature is also available. This operation includes programmable debounce and hysteresis functionality to avoid the AGC gain from cycling between high gain and 0 dB when signals are near the noise threshold level. When the noise threshold flag is set, the status of gain applied by the AGC and the saturation flag should be ignored.

The Maximum PGA gain applicable can be set by the user, which restricts the maximum PGA gain that can be applied by the AGC algorithm. This can be used for limiting PGA gain in situations where environmental noise is greater than programmed noise threshold. It can be programmed from 0 dB to 59.5 dB in steps of 0.5 dB.

图 **7-1. Typical Operation of the AGC Algorithm During Speech Recording**

备注

The time constants here are correct when the ADC is not in double-rate audio mode. The time constants are achieved using the fS(ref) value programmed in the control registers. However, if the fS(ref) is set in the registers to, for example, 48 kHz, but the actual audio clock or PLL programming actually results in a different fS(ref) in practice, then the time constants would not be correct.

The actual AGC decay time maximum is based on a counter length, so the maximum decay time scales with the clock setup that is used. $\frac{1}{6}$ [7-1](#page-23-0) shows the relationship of the NCODEC ratio to the maximum time available for the AGC decay. In practice, these maximum times are extremely long for audio applications and should not limit any practical AGC decay time that is needed by the system.

7.3.4 Stereo Audio DAC

The TLV320AIC3104-Q1 includes a stereo audio DAC supporting sampling rates from 8 kHz to 96 kHz. Each channel of the stereo audio DAC consists of a digital audio processing block, a digital interpolation filter, multibit digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced performance at low sampling rates through increased oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within the audio band to beyond 20 kHz. This is realized by keeping the upsampled rate constant at 128 $f_{S(ref)}$ and changing the oversampling ratio as the input sample rate is changed. For an $f_{S(ref)}$ of 48 kHz, the digital deltasigma modulator always operates at a rate of 6.144 MHz. This ensures that quantization noise generated within the delta-sigma modulator stays low within the frequency band below 20 kHz at all sample rates. Similarly, for an $f_{S(\text{ref})}$ rate of 44.1 kHz, the digital delta-sigma modulator always operates at a rate of 5.6448 MHz.

The following restrictions apply in the case when the PLL is powered down and double-rate audio mode is enabled in the DAC.

- Allowed Q values = $4, 8, 9, 12, 16$
- Q values where equivalent $f_{S(ref)}$ can be achieved by turning on the PLL
- $Q = 5, 6, 7$ (set P = 5, 6, or 7, K = 16, and PLL enabled)
- $Q = 10$, 14 (set P = 5 or 7, K = 8, and PLL enabled)

7.3.5 Digital Audio Processing for Playback

The DAC channel consists of optional filters for de-emphasis and bass, treble, midrange level adjustment, speaker equalization, and 3D effects processing. The de-emphasis function is implemented by a programmable digital filter block with fully programmable coefficients (see page 1, registers 21 to 26 for the left channel and page 1, registers 47 to 52 for the right channel). If de-emphasis is not required in a particular application, this programmable filter block can be used for some other purpose. The de-emphasis filter transfer function is given by:

$$
H(z) = \frac{N0 + N1 \times z^{-1}}{32,768 - D1 \times z^{-1}}
$$

(2)

where the N0, N1, and D1 coefficients are fully programmable individually for each channel. The coefficients that should be loaded to implement standard de-emphasis filters are given in $\frac{1}{\mathcal{R}}$ 7-2

48 kHz⁽¹⁾ 14,677 - 3,283 21,374

表 **7-2. De-Emphasis Coefficients for Common Audio Sampling Rates**

(1) The 48-kHz coefficients listed in $\frac{1}{2}$ 7-2 are used as defaults.

In addition to the de-emphasis filter block, the DAC digital effects processing includes a fourth-order digital IIR filter with programmable coefficients. This filter is implemented as a cascade of two biquad sections with the frequency response given by:

$$
\left(\frac{N0+2\times N1\times z^{-1}+N2\times z^{-2}}{32,768-2\times D1\times z^{-1}-D2\times z^{-2}}\right)\left(\frac{N3+2\times N4\times z^{-1}+N5\times z^{-2}}{32,768-2\times D4\times z^{-1}-D5\times z^{-2}}\right)
$$
\n(3)

The N and D coefficients are fully programmable, and the entire filter can be enabled or bypassed. The structure of the filtering when configured for independent channel processing is shown in \boxtimes 7-2, with LB1 corresponding to the first left-channel biquad filter using coefficients N0, N1, N2, D1, and D2. LB2 similarly corresponds to the second left-channel biquad filter using coefficients N3, N4, N5, D4, and D5. The RB1 and RB2 filters refer to the first and second right-channel biquad filters, respectively.

图 **7-2. Structure of Digital Effects Processing for Channel Processing**

The coefficients for this filter implement a variety of sound effects, with bass boost or treble boost being the most commonly used in portable audio applications. The default N and D coefficients in the device are given in $\frac{1}{100}$ 7-3 and implement a shelving filter with 0-dB gain from dc to approximately 150 Hz, at which point the filter rolls off to a 3-dB attenuation for higher frequency signals, thus giving a 3-dB boost to signals below 150 Hz. The N and D coefficients are represented by 16-bit, 2's-complement numbers with values ranging from –32,768 to 32,767.

表 **7-3. Default Digital Effects Processing Filter Coefficients, When in Independent Channel Processing Configuration**

COEFFICIENTS				
$NO = N3$	$D1 = D4$	$N1 = N4$	$D2 = D5$	$N2 = N5$
27.619	32.131	$-27,034$	-31.506	26,461

The digital processing also includes capability to implement 3-D processing algorithms by providing means to process the mono mix of the stereo input, and then combine this with the individual channel signals for stereo output playback. The architecture of this processing mode, and the programmable filters available for use in the system, are shown in \mathbb{R} [7-3](#page-27-0). Note that the programmable attenuation block provides a method of adjusting the level of 3-D effect introduced into the final stereo output. This, combined with the fully programmable biquad filters in the system, enables the user to optimize the audio effects for a particular system and provide extensive differentiation from other systems using the same device.

Copyright © 2024 Texas Instruments Incorporated $E\propto 27$ and $\frac{d\Phi}{dx}$ an

图 **7-3. Architecture of Digital Audio Processing With 3-D Effects Enabled**

It is recommended that the digital effects filters should be disabled while the filter coefficients are being modified. While new coefficients are being written to the device over the control port, it is possible that a filter using partially updated coefficients may actually implement an unstable system and lead to oscillation or objectionable audio output. By disabling the filters, changing the coefficients, and then re-enabling the filters, these types of effects can be entirely avoided.

7.3.6 Digital Interpolation Filter

The digital interpolation filter upsamples the output of the digital audio processing block by the required oversampling ratio before data are provided to the digital delta-sigma modulator and analog reconstruction filter stages. The filter provides a linear phase output with a group delay of 21 / f_S . In addition, programmable digital interpolation filtering is included to provide enhanced image filtering and reduce signal images caused by the upsampling process that are below 20 kHz. For example, upsampling an 8-kHz signal produces signal images at multiples of 8-kHz (that is, 8 kHz, 16 kHz, 24 kHz, and so forth). The images at 8 kHz and 16 kHz are below 20 kHz and are still audible to the listener; therefore, these images must be filtered heavily to maintain a good quality output. The interpolation filter is designed to maintain at least 65-dB rejection of images that are below 7.455 f_S. In order to use the programmable interpolation capability, program f_{S(ref)} to a higher rate (restricted to be in the range of 39 kHz to 53 kHz when the PLL is in use), and the actual f_S is set using the NCODEC divider, where NCODEC = NDAC = NADC. For example, if $f_S = 8$ kHz is required, then $f_{S(ref)}$ can be set to 48 kHz and the DAC f_S set to $f_{S(\text{ref})}$ / 6. This setting ensures that all images of the 8-kHz data are sufficiently attenuated well beyond a 20-kHz audible frequency range.

7.3.7 Delta-Sigma Audio DAC

The stereo audio DAC incorporates a third-order multibit delta-sigma modulator followed by an analog reconstruction filter. The DAC provides high-resolution, low-noise performance, using oversampling and noise shaping techniques. The analog reconstruction filter design consists of a six-tap analog FIR filter followed by a continuous-time RC filter. The analog FIR operates at a rate of 128 $f_{S(ref)}$ (6.144 MHz when $f_{S(ref)} = 48$ kHz, 5.6448 MHz when $f_{S(ref)} = 44.1$ kHz). Note that the DAC analog performance may be degraded by excessive clock jitter on the MCLK input. Therefore, care must be taken to keep jitter on this clock to a minimum.

7.3.8 Audio DAC Digital Volume Control

The audio DAC includes a digital volume control block which implements a programmable digital gain. The volume level can be varied from 0 dB to -63.5 dB in 0.5-dB steps, or set to mute, independently for each channel. The volume level of both channels can also be changed simultaneously by the master volume control. Gain changes are implemented with a soft-stepping algorithm, which only changes the actual volume by one

step per input sample, either up or down, until the desired volume is reached. The rate of soft-stepping can be slowed to one step per two input samples through a register bit.

Because of soft-stepping, the host does not know when the DAC has been actually muted. This may be important if the host wishes to mute the DAC before making a significant change, such as changing sample rates. In order to help with this situation, the device provides a flag back to the host via a read-only register bit that alerts the host when the part has completed the soft-stepping and the actual volume has reached the desired volume level. The soft-stepping feature can be disabled through register programming. If soft-stepping is enabled, the MCLK signal should be kept applied to the device until the DAC power-down flag is set. When this flag is set, the internal soft-stepping process and power-down sequence is complete, and the MCLK can then be stopped if desired.

The TLV320AIC3104-Q1 also includes functionality to detect when the user changes the selection of de\u0002emphasis or digital audio processing functionality. When the new selection is detected, the TLV320AIC3104-Q1 (1) soft-mutes the DAC volume control, (2) changes the operation of the digital effects processing to match the new selection, and (3) soft-unmutes the device. This avoids any possible pop/clicks in the audio output due to instantaneous changes in the filtering. A similar algorithm is used when first powering up or powering down the DAC. The circuit begins operation at power up with the volume control muted, then softsteps it up to the desired volume level. At power down, the logic first soft-steps the volume down to a mute level, then powers down the circuitry.

7.3.9 Analog Output Common-mode Adjustment

The output common-mode voltage and output range of the analog output are determined by an internal bandgap reference, in contrast to other codecs that may use a scaled version of the analog supply. This scheme is used to reduce the coupling of noise that may be on the supply into the audio signal path.

However, due to the possible wide variation in analog supply range (2.7 V to 3.6 V), an output common-mode voltage setting of 1.35 V, which would be used for a 2.7-V supply case, would be overly conservative if the supply is actually much larger, such as 3.3 V or 3.6 V. In order to optimize device operation, the TLV320AIC3104-Q1 includes a programmable output common-mode level, which can be set by register programming to a level most appropriate to the actual supply range used by a particular customer. The output common-mode level can be varied among four different values, ranging from 1.35 V (most appropriate for low supply ranges, near 2.7 V) to 1.8 V (most appropriate for high supply ranges, near 3.6 V). Note that the recommended DVDD voltage is dependent on the common-mode setting, as shown in $\bar{\mathcal{R}}$ 7-4.

CM SETTING	RECOMMENDED AVDD, DRVDD	RECOMMENDED DVDD			
1.35V	$2.7 V - 3.6 V$	1.525 V - 1.95 V			
15V	$3 V - 3.6 V$	1.65 V – 1.95 V			
1.65V	$3.3 V - 3.6 V$	$1.8 V - 1.95 V$			
1 8 V	3.6V	1.95V			

表 **7-4. Appropriate Settings**

7.3.10 Audio DAC Power Control

The stereo DAC can be fully powered up or down, and in addition, the analog circuitry in each DAC channel can be powered up or down independently. This provides power savings when only a mono playback stream is needed.

7.3.11 Audio Analog Inputs

The TLV320AIC3104-Q1 includes six single-ended audio inputs. These pins connect through series resistors and switches to the virtual ground terminals of two fully differential operational amplifiers (one per ADC/PGA channel). By selecting to turn on only one set of switches per operational amplifier at a time, the inputs can be multiplexed effectively to each ADC/PGA channel.

By selecting to turn on multiple sets of switches per operational amplifier at a time, mixing can also be achieved. Mixing of multiple inputs can easily lead to PGA outputs that exceed the range of the internal operational amplifiers, resulting in saturation and clipping of the mixed output signal. Whenever mixing is being implemented, the user should take adequate precautions to avoid such saturation from occurring. In general, the mixed signal should not exceed $2 V_{P-P}$ (single-ended).

In most mixing applications, there is also a general need to adjust the levels of the individual signals being mixed. For example, if a soft signal and a large signal are to be mixed and played together, the soft signal generally should be amplified to a level comparable to the large signal before mixing. In order to accommodate this need, the TLV320AIC3104-Q1 includes input level control on each of the individual inputs before they are mixed or multiplexed into the ADC PGAs, with gain programmable from 0 dB to - 12 dB in 1.5-dB steps. Note that this input level control is not intended to be a volume control, but instead used occasionally for level setting. Soft-stepping of the input level control settings is implemented in this device, with the speed and functionality following the settings used by the ADC PGA for soft-stepping.

图 7-4 sshows the single-ended mixing configuration for the left-channel ADC PGA, which enables mixing of the signals LINE1L, LINE2L, LINE1R, MIC2L, and MIC2R. The right-channel ADC PGA mix is similar, enabling mixing of the signals LINE1R, LINE2R, LINE1L, MIC2L, and MIC2R.

图 **7-4. Single-Ended Analog Input Mixing Configuration**

7.3.12 Analog Input Bypass Path Functionality

The TLV320AIC3104-Q1 includes the additional ability to route some analog input signals past the integrated data converters, for mixing with other analog signals and then direct connection to the output drivers. The TLV320AIC3104-Q1 supports this in a low-power mode by providing a direct analog path through the device to the output drivers, while all ADCs and DACs can be completely powered down to save power.

When programmed correctly, the device can pass the LINE1L and LINE1R signals directly to the output stage.

7.3.13 ADC PGA Signal Bypass Path Functionality

In addition to the input bypass path described previously, the TLV320AIC3104-Q1 also includes the ability to route the ADC PGA output signals past the ADC, for mixing with other analog signals and then direct connection to the output drivers. These bypass functions are described in more detail in the sections on output mixing and output driver configurations.

7.3.14 Input Impedance and VCM Control

The TLV320AIC3104-Q1 includes several programmable settings to control analog input pins, particularly when they are not selected for connection to an ADC PGA. The default option allows unselected inputs to be put into a high-impedance state, such that the input impedance seen looking into the device is extremely high. Note, however, that the pins on the device do include protection diode circuits connected to AVDD and AVSS. Thus, if any voltage is driven onto a pin approximately one diode drop (~0.6 V) above AVDD or one diode drop below AVSS, these protection diodes begin conducting current, resulting in an effective impedance that no longer appears as a high-impedance state.

n most cases, the analog input pins on the TLV320AIC3104-Q1 should be AC-coupled to analog input sources, the exception to this being if an ADC is being used for dc voltage measurement. The AC-coupling capacitor causes a high-pass filter pole to be inserted into the analog signal path, so the size of the capacitor must be chosen to move that filter pole sufficiently low in frequency to cause minimal effect on the processed analog signal. The input impedance of the analog inputs when selected for connection to an ADC PGA varies with the setting of the input level control, starting at approximately 20 kΩ with an input level control setting of 0 dB, and increasing to approximately 80 kΩ when the input level control is set at -12 dB. For example, using a 0.1- μ F AC\u0002coupling capacitor at an analog input results in a high-pass filter pole of 80 Hz when the 0-dB input level control setting is selected.

7.3.15 MICBIAS Generation

The TLV320AIC3104-Q1 includes a programmable microphone bias output voltage (MICBIAS), capable of providing output voltages of 2 V or 2.5 V (both derived from the on-chip band-gap voltage) with 4-mA output current drive. In addition, the MICBIAS can be programmed to be connected to AVDD directly through an on-chip switch, or it can be powered down completely when not needed, for power savings. This function is controlled by register programming in page 0, register 25.

7.3.16 Analog Fully Differential Line Output Drivers

The TLV320AIC3104-Q1 has two fully differential line output drivers, each capable of driving a 10-kΩ differential load. The output stage design leading to the fully differential line output drivers is shown in \boxtimes 7-5 and \boxtimes [7-6.](#page-32-0) This design includes extensive capability to adjust signal levels independently before any mixing occurs, beyond that already provided by the PGA gain and the DAC digital volume control.

The PGA_L/R signals refer to the outputs of the ADC PGA stages that are similarly passed around the ADC to the output stage. Note that because both left- and right-channel signals are routed to all output drivers, a mono mix of any of the stereo signals can easily be obtained by setting the volume controls of both left- and right\u0002channel signals to - 6 dB and mixing them. Undesired signals can also be disconnected from the mix through register control

图 **7-5. Architecture of Output Stage Leading to Fully-Differential Line Output Drivers**

图 **7-6. Detail of Volume Control and Mixing Function**

The DAC_L/R signals are the outputs of the stereo audio DAC, which can be steered by register control based on the requirements of the system. If mixing of the DAC audio with other signals is not required, and the DAC output is only needed at the stereo line outputs, then it is recommended to use the routing through path DAC_L3/R3 to the fully differential stereo line outputs. This results not only in higher-quality output performance, but also in lower-power operation, because the analog volume controls and mixing blocks ahead of these drivers can be powered down.

If instead the DAC analog output must be routed to multiple output drivers simultaneously (such as to LEFT_LOP/M and RIGHT_LOP/M) or must be mixed with other analog signals, then the DAC outputs should be switched through the DAC L1/R1 path. This option provides the maximum flexibility for routing of the DAC analog signals to the output drivers.

The TLV320AIC3104-Q1 includes an output level control on each output driver with limited gain adjustment from 0 dB to 9 dB. The output driver circuitry in this device is designed to provide a low-distortion output while playing full-scale stereo DAC signals at a 0-dB gain setting. However, a higher amplitude output can be obtained at the cost of increased signal distortion at the output. This output level control allows the user to make this tradeoff based on the requirements of the end equipment. Note that this output level control is not intended to be used as a standard output volume control. It is expected to be used only sparingly for level setting, i.e., adjustment of the full-scale output range of the device.

Each differential line output driver can be powered down independently of the others when it is not needed in the system. When placed into power down through register programming, the driver output pins are placed into a high-impedance state.

7.3.17 Analog High-Power Output Drivers

The TLV320AIC3104-Q1 includes four high-power output drivers with extensive flexibility in their usage. These output drivers are individually capable of driving 30 mW each into a 16-Ω load in single-ended configuration, and they can be used in pairs connected in bridge-terminated load (BTL) configuration between two driver outputs.

The high-power output drivers can be configured in a variety of ways, including:

- 1. Driving up to two fully differential output signals
- 2. Driving up to four single-ended output signals
- 3. Driving two single-ended output signals, with one or two of the remaining drivers driving a fixed VCM level, for a pseudo-differential stereo output

The output stage architecture leading to the high-power output drivers is shown in $\&$ 7-7, with the volume control and mixing blocks being effectively identical to those shown in $\&$ [7-6.](#page-32-0) Note that each of these drivers has an output level control block like those included with the line output drivers, allowing gain adjustment up to 9 dB on the output signal. As in the previous case, this output level adjustment is not intended to be used as a standard volume control, but instead is included for additional full-scale output signal-level control.

Two of the output drivers, HPROUT and HPLOUT, include a direct connection path for the stereo DAC outputs to be passed directly to the output drivers and bypass the analog volume controls and mixing networks, using theDAC_L2/R2 path. As in the line output case, this functionality provides the highest quality DAC playback performance with reduced power dissipation, but can only be used if the DAC is not being routed to multiple output drivers simultaneously, and if mixing of the DAC output with other analog signals is not needed.

The high-power output drivers include additional circuitry to avoid artifacts on the audio output during power-on and power-off transient conditions. The user should first program the type of output configuration being used in page 0, register 14, to allow the device to select the optimal power-up scheme to avoid output artifacts. The power-up delay time for the high-power output drivers is also programmable over a wide range of time delays, from instantaneous up to 4 s, using page 0, register 42.

When these output drivers are powered down, they can be placed into a variety of output conditions based on register programming. If lowest-power operation is desired, then the outputs can be placed into a highimpedance state, and all power to the output stage is removed. However, this generally results in the output nodes drifting to rest near the upper or lower analog supply, due to small leakage currents at the pins. This then results in a longer delay requirement to avoid output artifacts during driver power on. In order to reduce this required power-on delay, the TLV320AIC3104-Q1 includes an option for the output pins of the drivers to be weakly driven to the VCM level they would normally rest at when powered with no signal applied. This output VCM level is determined by an internal band-gap voltage reference, and thus results in extra power dissipation when the drivers are in power down. However, this option provides the fastest method for transitioning the drivers from power down to full-power operation without any output artifact introduced.

The device includes a further option that falls between the other two—although it requires less power drawn while the output drivers are in power down, it also takes a slightly longer delay to power up without artifact than if the band-gap reference is kept alive. In this alternate mode, the powered-down output driver pin is weakly drive nto a voltage of approximately half the DRVDD1/2 supply level using an internal voltage divider. This voltage does not match the actual VCM of a fully powered driver, but due to the output voltage being close to its final value, a much shorter power-up delay time setting can be used and still avoid any audible output artifacts. These output voltage options are controlled in page 0, register 42.

The high-power output drivers can also be programmed to power up first with the output level (gain) control in a highly attenuated state; then the output driver automatically reduces the output attenuation slowly to reach the programmed output gain. This capability is enabled by default but can be enabled in page 0, register 40.

7.3.18 Short-Circuit Output Protection

The TLV320AIC3104-Q1 includes programmable short-circuit protection for the high-power output drivers, for maximum flexibility in a given application. By default, if these output drivers are shorted, they automatically limit the maximum amount of current that can be sourced to or sunk from a load, thereby protecting the device from an overcurrent condition. In this mode, the user can read page 0, register 95 to determine whether the part is in short-circuit protection or not, and then decide whether to program the device to power down the output drivers. However, the device includes further capability to power down an output driver automatically whenever it goes into short-circuit protection, without requiring intervention from the user. In this case, the output driver stays in a power-down condition until the user specifically programs it to power down and then power back up again, to clear the short-circuit flag.

7.3.19 Jack and Headset Detection

The TLV320AIC3104-Q1 includes extensive capability to monitor a headphone, microphone, or headset jack, determine if a plug has been inserted into the jack, and then determine what type of headset or headphone is wired to the plug. $\boxed{8}$ [7-8](#page-35-0) shows one configuration of the device that enables detection and determination of headset type when a pseudo-differential (capacitor free) mono headphone output configuration is used. The registers used for this function are registers 14, 96, 97, and 13, page 0. The type of headset detected can be read back from register 13, page 0. For best results, select a MICBIAS value as high as possible and program the output driver common-mode level at a 1.35-V or 1.5-V level.

图 **7-8. Configuration of Device for Jack Detection Using Pseudo-Differential (Capless) Headphone Output Connection**

A modified output configuration used when the output drivers are AC-coupled is shown in $\&$ 7-9. Note that in this mode, the device cannot accurately determine if the inserted headphone is a mono or stereo headphone.

图 **7-9. Configuration of Device for Jack Detection Using AC-Coupled Stereo Headphone Output Connection**

An output configuration for the case of the outputs driving fully differential stereo headphones is shown in [图](#page-37-0) [7-10.](#page-37-0) In this mode, there is a requirement on the jack side that either HPLCOM or HPLOUT get shorted to ground if the plug is removed, which can be implemented using a spring terminal in a jack. For this mode to function properly, short-circuit detection should be enabled and configured to power down the drivers if a short\u0002circuit is detected. The registers that control this functionality are in page 0, register 38, bits D2 to D1.

图 **7-10. Configuration of Device for Jack Detection Using Fully-Differential Stereo Headphone Output Connection**

7.4 Device Functional Modes

7.4.1 Digital Audio Processing for Record Path

In applications where record-only is selected, and DAC is powered down, the playback path signal processing blocks can be used in the ADC record path. These filtering blocks can support high-pass, low-pass, band-pass or notch filtering. In this mode, the record-only path has switches SW-D1 through SW-D4 closed, and reroutes the ADC output data through the digital signal processing blocks. Because the DAC digital signal processing blocks are being re-used, naturally the addresses of these digital filter coefficients are the same as for the DAC digital processing and are located on page 1, registers 1 to 52. This record-only mode is enabled by powering down both DACs by writing to page 0, register 37, bits D7 to D6 (D7 = D6 = 0). Next, enable the digital filter pathway for the ADC by writing a 1 to page 0, register 107, bit D3. (Note, this pathway is only enabled if both DACs are powered down.) This record-only path can be seen in \boxtimes 7-11.

7.4.2 Increasing DAC Dynamic Range

The TLV320AIC3104-Q1 allows trading off dynamic range with power consumption. The DAC dynamic range can be increased by writing to page 0, register 109, bits D7 to D6. The lowest DAC current setting is the default, and the dynamic range is displayed in *[Electrical Characteristics](#page-7-0)*. Increasing the current can increase the DAC dynamic range by up to 1.5 dB.

7.4.3 Passive Analog Bypass During Power Down

Programming the TLV320AIC3104-Q1 to passive analog bypass occurs by configuring the output stage switches for passthrough. This is done by opening switches SW-L0, SW-L3, SW-R0, and SW-R3 and closing SW-L1 and SW-R1. See $\&$ 7-12. Programming this mode is done by writing to page 0, register 108.

Connecting the MIC1LP/LINE1LP input signal to the LEFT_LOP pin is done by closing SW-L1 and opening SWL0; this action is done by writing a 1 to page 0, register 108, bit D0. Connecting the MIC1LM/LINE1LM input signal to the LEFT_LOM pin is done by closing SW-L4 and opening SW-L3; this action is done by writing a 1 to page 0, register 108, bit D1.

Connecting the MIC1RP/LINE1RP input signal to the RIGHT LOP pin is done by closing SW-R1 and opening SW-R0; this action is done by writing a 1 to page 0, register 108, bit D4. Connecting MIC1RM/LINE1RM input signal to the RIGHT_LOM pin is done by closing SW-R4 and opening SW-R3; this action is done by writing a 1 to page 0, register 108, bit D5. A diagram of the passive analog bypass mode configuration is shown in \boxtimes 7-12.

In general, connecting two switches to the same output pin should be avoided, as this error shorts two input signals together, and would likely cause distortion of the signal as the two signals are in contention. Poor frequency response would also likely occur.

图 **7-12. Passive Analog Bypass Mode Configuration**

7.4.4 Hardware Reset

The TLV320AIC3104-Q1 requires a hardware reset after power-up for proper operation. After all power supplies are at their specified values, the RESET pin must be driven low for at least 10 ns. If this reset sequence is not performed, the TLV320AIC3104-Q1 may not respond properly to register reads or writes.

In cases where the ESD events generate a device reset, TI recommends to add at least a 1-nF capacitor connected between the RESET pin and DVSS. This capacitor avoids ESD events that could place the codec in default state. A 10-kΩ pullup resistor can be added to the RESET pin in addition to the capacitor.

This device has a software reset (page 0, register 1) that can be used by the host to reset all registers on page 0 and page 1 to their reset values. In cases where changes are needed only to routing or volume-control registers, the changes should be accomplished by writing directly to the appropriate registers rather than using the software or hardware reset.

7.5 Programming

7.5.1 Digital Control Serial Interface

The register map of the TLV320AIC3104-Q1 actually consists of two pages of registers, with each page containing 128 registers. The register at address zero on each page is used as a page-control register, and writing to this register determines the active page for the device. All subsequent read/write operations access the page that is active at the time, unless a register write is performed to change the active page. The active page defaults to page 0 on device reset.

For example, at device reset, the active page defaults to page 0, and thus all register read/write operations for addresses 1 to 127 access registers in page 0. If registers on page 1 must be accessed, the user must write the 8-bit sequence 0x01 to register 0, the page control register, to change the active page from page 0 to page 1. After this write, it is recommended that the user also read back the page control register, to ensure the change in page control has occurred properly. Future read/write operations to addresses 1 to 127 now access registers in page 1. When page-0 registers must be accessed again, the user writes the 8-bit sequence 0x00 to register 0, the page control register, to change the active page back to page 0. After a recommended read of the page control register, all further read/write operations to addresses 1 to 127 access page-0 registers again.

7.5.2 I ²C Control Interface

The TLV320AIC3104-Q1 supports the I²C control protocol using 7-bit addressing and is capable of both standard and fast modes. For I 2C fast mode, note that the minimum timing for each of tHD-STA, tSU-STA, and tSU-STO is 0.9 μ s, as seen in $\overline{8}$ 7-13. The TLV320AIC3104-Q1 responds to the I ²C address of 001 1000. I ²C is a two-wire, open\u0002drain interface supporting multiple devices and masters on a single bus. Devices on the I^2C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH. Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving them LOW. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver contention.

Communication on the I^2C bus always takes place between two devices, one acting as the master and the other acting as the slave. Both masters and slaves can read and write, but slaves can only do so under the direction of the master. Some I²C devices can act as masters or slaves, but the TLV320AIC3104-Q1 can only act as a slave device.

An I ²C bus consists of two lines, SDA and SCL. SDA carries data; SCL provides the clock. All data is transmitted across the I 2C bus in groups of eight bits. To send a bit on the I 2C bus, the SDA line is driven to the appropriate level while SCL is LOW (a LOW on SDA indicates the bit is zero; a HIGH indicates the bit is one).

Copyright © 2024 Texas Instruments Incorporated E and $\frac{d}{dx}$ and $\frac{d}{dx}$ $\frac{d}{dx}$ $\frac{d}{dx}$ $\frac{d}{dx}$ $\frac{d}{dx}$ $\frac{d}{dx}$

Once the SDA line has settled, the SCL line is brought HIGH, then LOW. This pulse on SCL clocks the SDA bit into the receiver shift register.

The I²C bus is bidirectional: the SDA line is used both for transmitting and receiving data. When a master reads from a slave, the slave drives the data line; when a master sends to a slave, the master drives the data line. Under normal circumstances the master drives the clock line.

Most of the time the bus is idle, no communication is taking place, and both lines are HIGH. When communication is taking place, the bus is active. Only master devices can start a communication. They do this by causing a START condition on the bus. Normally, the data line is only allowed to change state while the clock line is LOW. If the data line changes state while the clock line is HIGH, it is either a START condition or its counterpart, a STOP condition. A START condition is when the clock line is HIGH and the data line goes from HIGH to LOW. A STOP condition is when the clock line is HIGH and the data line goes from LOW to HIGH.

After the master issues a START condition, it sends a byte that indicates which slave device it wants to communicate with. This byte is called the address byte. Each device on an $1²C$ bus has a unique 7-bit address to which it responds. (Slaves can also have 10-bit addresses; see the I²C specification for details.) The master sends an address in the address byte, together with a bit that indicates whether it wishes to read from or write to the slave device.

Every byte transmitted on the I^2C bus, address or data, is acknowledged with an acknowledge bit. When a master finishes sending a byte (eight data bits) to a slave, the master stops driving SDA and waits for the slave to acknowledge the byte. The slave acknowledges the byte by pulling SDA low. The master then sends a clock pulse to clock the acknowledge bit. Similarly, when a master finishes reading a byte, the master pulls SDA low to acknowledge this operation to the slave. The master then sends a clock pulse to clock the bit.

A not-acknowledge is performed by simply leaving SDA HIGH during an acknowledge cycle. If a device is not present on the bus and the master attempts to address the device, the master receives a not-acknowledge because no device is present at that address to pull the line LOW.

When a master has finished communicating with a slave, it may issue a STOP condition. When a STOP condition is issued, the bus becomes idle again. A master may also issue another START condition. When a START condition is issued while the bus is active, it is called a repeated START condition.

The TLV320AIC3104-Q1 also responds to and acknowledges a general call, which consists of the master issuing a command with a slave-address byte of 00h.

图 **7-15. I ²C Read**

In the case of an I²C register write, if the master does not issue a STOP condition, then the device enters auto\u0002increment mode. So in the next eight clocks, the data on SDA is treated as data for the next incremental register

Similarly, in the case of an I2C register read, after the device has sent out the 8-bit data from the addressed register, if the master issues an acknowledge, the slave takes over control of the SDA bus and transmits for the next 8 clocks the data of the next incremental register.

7.5.3 I ²C Bus Debug in a Glitched System

Occasionally, some systems may encounter noise or glitches on the $I²C$ bus. In the unlikely event that this affects bus performance, then it can be useful to use the I²C Debug register. This feature terminates the I²C bus error allowing this I²C device and system to resume communications. The I²C bus error detector is enabled by default. The TLV320AIC3104-Q1 I²C error detector status can be read from page 0, register 107, bit D0. If desired, the detector can be disabled by writing to page 0, register 107, bit D2.

7.5.4 Digital Audio Data Serial Interface

Audio data is transferred between the host processor and the TLV320AIC3104-Q1 via the digital audio data serial interface. The audio bus of the TLV320AIC3104-Q1 can be configured for left- or right-justified, I ²S, DSP, or TDM modes of operation, where communication with standard audio interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits. In addition, the word clock (WCLK) and bit clock (BCLK) can be independently configured in either master or slave mode, for flexible connectivity to a wide variety of processors.

The word clock (WCLK) is used to define the beginning of a frame, and can be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the selected ADC and DAC sampling frequency.

The bit clock (BCLK) is used to clock in and out the digital audio data across the serial bus. When in master mode, this signal can be programmed in two further modes: continuous transfer mode, and 256-clock mode. In continuous transfer mode, only the minimal number of bit clocks required to transfer the audio data are generated, so in general the number of bit clocks per frame is two times the data width. For example, if the data width is chosen as 16 bits, then 32-bit clocks are generated per frame. If the bit clock signal in master mode is to be used by a PLL in another device, then the 16-bit or 32-bit data-width selections are recommended be used. These cases result in a low-jitter bit clock signal being generated, with frequencies of 32 f_S or 64 f_S . For a 20-bit and 24-bit data width in master mode, the bit clocks generated in each frame are not all of equal period because the device does not have a clean 40-f_S or 48-f_S clock signal readily available. The average frequency of the bit clock signal is still accurate in these cases (40 f_S or 48 f_S), but the resulting clock signal has higher jitter than in the 16-bit and 32-bit cases.

In 256-clock mode, a constant 256 bit clocks per frame are generated, independent of the data width chosen. The TLV320AIC3104-Q1 further includes programmability to place the DOUT line in the high-impedance state during all bit clocks when valid data are not being sent. By combining this capability with the ability to program at what bit clock in a frame the audio data begins, time-division multiplexing (TDM) can be accomplished, resulting in multiple codecs able to use a single audio serial data bus.

Copyright © 2024 Texas Instruments Incorporated t . The component of the control of

When the digital audio data serial interface is powered down when configured in master mode, the pins associated with the interface are put into a high-impedance state.

7.5.5 Right-Justified Mode

In right-justified mode, the LSB of the left channel is valid on the rising edge of the bit clock preceding the falling edge of word clock. Similarly, the LSB of the right channel is valid on the rising edge of the bit clock preceding the rising edge of the word clock.

图 **7-16. Right-Justified Serial Data Bus Mode Operation**

7.5.6 Left-Justified Mode

In left-justified mode, the MSB of the right channel is valid on the rising edge of the bit clock following the falling edge of the word clock. Similarly, the MSB of the left channel is valid on the rising edge of the bit clock following the rising edge of the word clock.

图 **7-17. Left-Justified Serial Data Bus Mode Operation**

7.5.7 I ²S Mode

In I²S mode, the MSB of the left channel is valid on the second rising edge of the bit clock after the falling edge of the word clock. Similarly, the MSB of the right channel is valid on the second rising edge of the bit clock after the rising edge of the word clock. $\boxed{\&}$ 7-18 shows a timing diagram of this operation.

图 **7-18. I ²S Serial Data Bus Mode Operation**

7.5.8 DSP Mode

In DSP mode, the rising edge of the word clock starts the data transfer with the left-channel data first, immediately followed by the right-channel data. Each data bit is valid on the falling edge of the bit clock.

7.5.9 TDM Data Transfer

Time-division multiplexed data transfer can be realized in any of the left- transfer modes if the 256-clock bit-clock mode is selected, although it is recommended to be used in either left-justified mode or DSP mode. By changing the programmable offset, the bit clock in each frame where the data begins can be changed, and the serial data

output driver (DOUT) can also be programmed to the high-impedance state during all bit clocks except when valid data is being put onto the bus. This allows other codecs to be programmed with different offsets and to drive their data onto the same DOUT line, just in a different slot. For incoming data, the codec simply ignores data on the bus except where it is expected, based on the programmed offset.

Note that the location of the data when an offset is programmed is different, depending on what transfer mode is selected. In DSP mode, both left and right channels of data are transferred immediately adjacent to each other in the frame. This differs from left-justified mode, where the left- and right-channel data are always a half-frame apart in each frame. In this case, as the offset is programmed from zero to some higher value, both the left- and right-channel data move across the frame, but still stay a full half-frame apart from each other. This is depicted in 图 7-20 for the two cases.

7.5.10 Audio Clock Generation

The audio converters in the TLV320AIC3104-Q1 need an internal audio master clock at a frequency of 256 fS(ref), which can be obtained in a variety of manners from an external clock signal applied to the device.

A more detailed diagram of the audio clock section of the TLV320AIC3104-Q1 is shown in \boxtimes [7-21.](#page-47-0)

The device can accept an MCLK input from 512 kHz to 50 MHz that can then be passed through either a programmable divider or a PLL to get the proper internal audio master clock required by the device. The BCLK input can also be used to generate the internal audio master clock.

A primary concern is proper operation of the codec at various sample rates with the limited MCLK frequencies available in the system. This device includes a highly programmable PLL to accommodate such situations easily. The integrated PLL can generate audio clocks from a wide variety of possible MCLK inputs, with particular focus paid to the standard MCLK rates already widely used.

When the PLL is disabled,

$$
f_{S(ref)} = CLEDIV_inN / (128 \times Q)
$$
\n⁽⁴⁾

where

- $Q = \{2 \text{ to } 17\}$. Q is register programmable and can be set in page 0, register 3, bits D6 to D3
- CLKDIV_IN can be MCLK or BCLK, selected by register 102, bits D7 to D6

备注

When NCODEC = 1.5, 2.5, 3.5, 4.5, or 5.5, odd values of Q are not allowed. In this mode, MCLK can be as high as 50 MHz, and fS(ref) should fall within 39 kHz to 53 kHz, inclusive.

When the PLL is enabled,

 $f_{S(ref)} = (PLLCLK_LIN \times K \times R) / (2048 \times P)$ (5)

where

- $P = \{1 \text{ to } 8\}$
- R = ${1 \text{ to } 16}$
- \cdot K = J.D
- $J = \{1 \text{ to } 63\}$
- $D = \{0000 \text{ to } 9999\}$
- PLLCLK_IN can be MCLK or BCLK, selected by Page 0, register 102, bits D5 to D4

P, R, J, and D are register programmable. J is the integer portion of K (the numbers to the left of the decimal point), while D is the fractional portion of K (the numbers to the right of the decimal point, assuming four digits of precision). P can be set in page 0, register 3, bits D2 to D0. R can be set in page 0, register 11, bits D3 to D0. J can be set in page 0, register 4, bits D7 to D2. The most-significant bits of D can be set in page 0, register 5, bits D7 to D0, and the least-significant bits of D can be set in page 0, register 6, bits D7 to D2.

Examples:

If K = 8.5, then $J = 8$, D = 5000 If $K = 7.12$, then $J = 7$, $D = 1200$ If K = 14.03, then $J = 14$, D = 0300 If $K = 6.0004$, then $J = 6$, $D = 0004$

When the PLL is enabled and $D = 0000$, the following conditions must be satisfied to meet specified performance:

2 MHz \leq (PLLCLK IN / P) \leq 20 MHz 80 MHz \leq (PLLCLK IN × K × R / P) \leq 110 MHz $4 \leqslant J \leqslant 55$

When the PLL is enabled and $D \neq 0000$, the following conditions must be satisfied to meet specified performance:

10 MHz \leq PLLCLK IN / P \leq 20 MHz 80 MHz \leq PLLCLK IN × K × R / P \leq 110 MHz $4 \leqslant J \leqslant 11$ $R = 1$

Example:

MCLK = 12 MHz and $f_{S(ref)} = 44.1$ kHz Select P = 1, R = 1, K = 7.5264, which results in J = 7, D = 5264

Example:

MCLK = 12 MHz and f $_{\mathsf{S}(\mathsf{ref})}$ = 48 kHz Select P = 1, R = 1, K = 8.192, which results in J = 8, D = 1920

 $\bar{\text{R}}$ 7-5 lists several example cases of typical MCLK rates and how to program the PLL to achieve f_{S(ref)} = 44.1 kHz or 48 kHz.

表 **7-5. Typical MCLK Rates**

8 Register Maps

The control registers for the TLV320AIC3104 are described in detail as follows. All registers are 8 bits in width, with D7 referring to the most-significant bit of each register, and D0 referring to the least-significant bit.

表 **8-3. Page 0, Register 2: Codec Sample Rate Select Register**

(1) In the TLV320AIC3104-Q1, the ADC f_S must be set equal to the DAC f_S . This is done by setting the value of bits D7 - D4 equal to the value of bits D3 - D0.

表 **8-4. Page 0, Register 3: PLL Programming Register A**

表 **8-5. Page 0, Register 4: PLL Programming Register B**

表 **8-6. Page 0, Register 5: PLL Programming Register C**

(1) Whenever the D value is changed, register 5 should be written, immediately followed by register 6. Even if only the MSB or LSB of the value changes, both registers should be written.

(1) Whenever the D value is changed, register 5 should be written, immediately followed by register 6. Even if only the MSB or LSB of the value changes, both registers should be written.

表 **8-8. Page 0, Register 7: Codec Data-Path Setup Register** (续)

表 **8-9. Page 0, Register 8: Audio Serial Data Interface Control Register A**

表 **8-10. Page 0, Register 9: Audio Serial Data Interface Control Register B**

表 8-10. Page 0, Register 9: Audio Serial Data Interface Control Register B (续)

表 **8-11. Page 0, Register 10: Audio Serial Data Interface Control Register C**

表 **8-12. Page 0, Register 11: Audio Codec Overflow Flag Register**

表 **8-12. Page 0, Register 11: Audio Codec Overflow Flag Register** (续)

表 **8-13. Page 0, Register 12: Audio Codec Digital Filter Control Register**

表 **8-14. Page 0, Register 13: Reserved**

表 **8-15. Page 0, Register 14: Headset, Button Press Detection Register B**

表 8-15. Page 0, Register 14: Headset, Button Press Detection Register B (续)

(1) Do not set D6 and D3 to 1 simultaneously.

表 **8-16. Page 0, Register 15: Left-ADC PGA Gain Control Register**

1.

表 **8-17. Page 0, Register 16: Right-ADC PGA Gain Control Register**

表 **8-18. Page 0, Register 17: MIC2L/R to Left-ADC Control Register**

表 **8-19. Page 0, Register 18: MIC2/LINE2 to Right-ADC Control Register** (续)

表 **8-20. Page 0, Register 19: MIC1LP/LINE1LP to Left-ADC Control Register**

表 **8-21. Page 0, Register 20: Reserved Register**

表 **8-22. Page 0, Register 21: MIC1RP/LINE1RP to Left-ADC Control Register**

表 **8-23. Page 0, Register 22: MIC1RP/LINE1RP to Right-ADC Control Register**

表 **8-24. Page 0, Register 23: Reserved Register**

表 **8-25. Page 0, Register 24: MIC1LP/LINE1LP to Right-ADC Control Register**

表 **8-26. Page 0, Register 25: MICBIAS Control Register**

表 **8-27. Page 0, Register 26: Left-AGC Control Register A**

1. Time constants are valid when DRA is not enabled. The values change if DRA is enabled.

表 **8-28. Page 0, Register 27: Left-AGC Control Register B**

表 **8-29. Page 0, Register 28: Left-AGC Control Register C**

表 **8-31. Page 0, Register 30: Right-AGC Control Register B**

表 **8-32. Page 0, Register 31: Right-AGC Control Register C**

表 **8-33. Page 0, Register 32: Left-AGC Gain Register**

表 **8-34. Page 0, Register 33: Right-AGC Gain Register**

表 **8-35. Page 0, Register 34: Left-AGC Noise Gate Debounce Register**

(1) Time constants are valid when DRA is not enabled. The values change when DRA is enabled.

表 **8-36. Page 0, Register 35: Right-AGC Noise Gate Debounce Register**

(1) Time constants are valid when DRA is not enabled. The values change when DRA is enabled.

表 **8-37. Page 0, Register 36: ADC Flag Register**

表 **8-38. Page 0, Register 37: DAC Power and Output Driver Control Register**

表 **8-39. Page 0, Register 38: High-Power Output Driver Control Register**

Copyright © 2024 Texas Instruments Incorporated and the component of the control of t

表 **8-39. Page 0, Register 38: High-Power Output Driver Control Register** (续)

表 **8-40. Page 0, Register 39: Reserved Register**

表 **8-41. Page 0, Register 40: High-Power Output Stage Control Register**

表 **8-42. Page 0, Register 41: DAC Output Switching Control Register**

表 **8-43. Page 0, Register 42: Output Driver Pop Reduction Register**

表 **8-44. Page 0, Register 43: Left-DAC Digital Volume Control Register**

表 **8-45. Page 0, Register 44: Right-DAC Digital Volume Control Register**

8.1 Output Stage Volume Controls

A basic analog volume control with range from 0 dB to -78 dB and mute is replicated multiple times in the output stage network, connected to each of the analog signals that route to the output stage. In addition, to enable completely independent mixing operations to be performed for each output driver, each analog signal coming into the output stage may have up to seven separate volume controls. These volume controls all have approximately 0.5-dB step programmability over most of the gain range, with steps increasing slightly at the lowest attenuations. $\overline{\mathcal{R}}$ 8-46 lists the detailed gain versus programmed setting for this basic volume control.

表 **8-47. Page 0, Register 45: Reserved Register**

表 **8-48. Page 0, Register 46: PGA_L to HPLOUT Volume Control Register**

表 **8-49. Page 0, Register 47: DAC_L1 to HPLOUT Volume Control Register**

表 **8-50. Page 0, Register 48: Reserved Register**

表 **8-51. Page 0, Register 49: PGA_R to HPLOUT Volume Control Register**

表 **8-52. Page 0, Register 50: DAC_R1 to HPLOUT Volume Control Register**

表 **8-53. Page 0, Register 51: HPLOUT Output Level Control Register**

表 8-53. Page 0, Register 51: HPLOUT Output Level Control Register (续)

表 **8-54. Page 0, Register 52: Reserved Register**

表 **8-55. Page 0, Register 53: PGA_L to HPLCOM Volume Control Register**

表 **8-56. Page 0, Register 54: DAC_L1 to HPLCOM Volume Control Register**

表 **8-57. Page 0, Register 55: Reserved Register**

表 **8-58. Page 0, Register 56: PGA_R to HPLCOM Volume Control Register**

表 **8-59. Page 0, Register 57: DAC_R1 to HPLCOM Volume Control Register**

表 **8-60. Page 0, Register 58: HPLCOM Output Level Control Register**

表 **8-61. Page 0, Register 59: Reserved Register**

表 **8-62. Page 0, Register 60: PGA_L to HPROUT Volume Control Register**

表 **8-63. Page 0, Register 61: DAC_L1 to HPROUT Volume Control Register**

表 **8-64. Page 0, Register 62: Reserved Register**

表 **8-65. Page 0, Register 63: PGA_R to HPROUT Volume Control Register**

表 8-65. Page 0, Register 63: PGA_R to HPROUT Volume Control Register (续)

表 **8-66. Page 0, Register 64: DAC_R1 to HPROUT Volume Control Register**

表 **8-67. Page 0, Register 65: HPROUT Output Level Control Register**

表 **8-68. Page 0, Register 66: Reserved Register**

表 **8-69. Page 0, Register 67: PGA_L to HPRCOM Volume Control Register**

表 **8-70. Page 0, Register 68: DAC_L1 to HPRCOM Volume Control Register**

表 8-70. Page 0, Register 68: DAC_L1 to HPRCOM Volume Control Register (续)

表 **8-71. Page 0, Register 69: Reserved Register**

表 **8-72. Page 0, Register 70: PGA_R to HPRCOM Volume Control Register**

表 **8-73. Page 0, Register 71: DAC_R1 to HPRCOM Volume Control Register**

表 **8-74. Page 0, Register 72: HPRCOM Output Level Control Register**

表 **8-75. Page 0, Registers 73**–**78: Reserved**

表 **8-76. Page 0, Register 79: Reserved**

表 **8-77. Page 0, Register 80: Reserved**

表 **8-78. Page 0, Register 81: PGA_L to LEFT_LOP/M Volume Control Register**

表 **8-79. Page 0, Register 82: DAC_L1 to LEFT_LOP/M Volume Control Register**

表 **8-80. Page 0, Register 83: Reserved Register**

表 **8-81. Page 0, Register 84: PGA_R to LEFT_LOP/M Volume Control Register**

表 **8-82. Page 0, Register 85: DAC_R1 to LEFT_LOP/M Volume Control Register**

表 **8-83. Page 0, Register 86: LEFT_LOP/M Output Level Control Register**

表 **8-84. Page 0, Register 87: Reserved Register**

表 **8-85. Page 0, Register 88: PGA_L to RIGHT_LOP/M Volume Control Register**

表 **8-86. Page 0, Register 89: DAC_L1 to RIGHT_LOP/M Volume Control Register**

表 **8-87. Page 0, Register 90: Reserved Register**

表 **8-88. Page 0, Register 91: PGA_R to RIGHT_LOP/M Volume Control Register**

表 **8-89. Page 0, Register 92: DAC_R1 to RIGHT_LOP/M Volume Control Register**

表 **8-90. Page 0, Register 93: RIGHT_LOP/M Output Level Control Register**

表 **8-91. Page 0, Register 94: Module Power Status Register**

表 **8-92. Page 0, Register 95: Output Driver Short-Circuit Detection Status Register**

表 **8-93. Page 0, Register 96: Sticky Interrupt Flags Register**

表 **8-94. Page 0, Register 97: Real-Time Interrupt Flags Register**

表 **8-94. Page 0, Register 97: Real-Time Interrupt Flags Register** (续)

表 **8-95. Page 0, Register 98**–**100: Reserved Registers**

表 **8-96. Page 0, Register 101: Clock Register**

(1) Bits D7 - D1 in register 101 are only valid in I^2C control mode, when SELECT = 0.

表 **8-97. Page 0, Register 102: Clock Generation Control Register**

表 **8-98. Page 0, Register 103: Left-AGC New Programmable Attack Time Register**

表 8-98. Page 0, Register 103: Left-AGC New Programmable Attack Time Register (续)

表 **8-99. Page 0, Register 104: Left-AGC New Programmable Decay Time Register**

(1) Decay time is limited based on NCODEC ratio that is selected. For

NCODEC = 1, Maximum decay time = 4 s

NCODEC = 1.5, Maximum decay time = 5.6 s

NCODEC = 2, Maximum decay time = 8 s

NCODEC = 2.5, Maximum decay time = 9.6 s

NCODEC = 3 or 3.5, Maximum decay time = 11.2 s

NCODEC = 4 or 4.5, Maximum decay time = 16 s NCODEC = 5, Maximum decay time = 19.2 s

NCODEC = 5.5 or 6, Maximum decay time = 22.4 s

表 **8-100. Page 0, Register 105: Right-AGC New Programmable Attack Time Register**

表 8-100. Page 0, Register 105: Right-AGC New Programmable Attack Time Register (续)

表 **8-101. Page 0, Register 106: Right-AGC New Programmable Decay Time Register**

(1) Decay time is limited based on NCODEC ratio that is selected. For

NCODEC = 1, Maximum decay time = 4 seconds

NCODEC = 1.5, Maximum decay time = 5.6 seconds

NCODEC = 2, Maximum decay time = 8 seconds

NCODEC = 2.5, Maximum decay time = 9.6 seconds

NCODEC = 3 or 3.5, Maximum decay time = 11.2 seconds

NCODEC = 4 or 4.5, Maximum decay time = 16 seconds

NCODEC = 5, Maximum decay time = 19.2 seconds

NCODEC = 5.5 or 6, Maximum decay time = 22.4 seconds

表 **8-102. Page 0, Register 107: New Programmable ADC Digital Path and I2C Bus Condition Register**

表 **8-102. Page 0, Register 107: New Programmable ADC Digital Path and I2C Bus Condition Register**

表 **8-103. Page 0, Register 108: Passive Analog Signal Bypass Selection During Power Down Register**

Based on the register 108 settings, if BOTH LINE1 and LINE2 inputs are routed to the output at the same time, then the two switches used for the connection short the two input signals together on the output pins. The shorting resistance between the two input pins is two times the bypass switch resistance (RDS(ON)). In general, this condition of shorting should be avoided, as higher drive currents are likely to occur on the circuitry that feeds these two input pins of this device.

表 **8-105. Page 0, Register 110**–**127: Reserved Registers**

Copyright © 2024 Texas Instruments Incorporated a component of the component of the component of the component $\# \dot{\mathcal{X}} \,$ 81

表 **8-106. Page 1, Register 0: Page Select Register**

备注

When programming any coefficient value in Page 1, the MSB register should always be written first, immediately followed by the LSB register. Even if only the MSB or LSB of the coefficient changes, both registers should be written in this sequence.

表 **8-107. Page 1, Register 1: Left-Channel Audio Effects Filter N0 Coefficient MSB Register**

表 **8-108. Page 1, Register 2: Left-Channel Audio Effects Filter N0 Coefficient LSB Register**

表 **8-109. Page 1, Register 3: Left-Channel Audio Effects Filter N1 Coefficient MSB Register**

表 **8-110. Page 1, Register 4: Left-Channel Audio Effects Filter N1 Coefficient LSB Register**

表 **8-111. Page 1, Register 5: Left-Channel Audio Effects Filter N2 Coefficient MSB Register**

表 **8-112. Page 1, Register 6: Left-Channel Audio Effects Filter N2 Coefficient LSB**

表 **8-113. Page 1, Register 7: Left-Channel Audio Effects Filter N3 Coefficient MSB Register**

表 **8-114. Page 1, Register 8: Left-Channel Audio Effects Filter N3 Coefficient LSB Register**

表 **8-115. Page 1, Register 9: Left-Channel Audio Effects Filter N4 Coefficient MSB Register**

表 **8-116. Page 1, Register 10: Left-Channel Audio Effects Filter N4 Coefficient LSB Register**

表 **8-117. Page 1, Register 11: Left-Channel Audio Effects Filter N5 Coefficient MSB Register**

表 **8-118. Page 1, Register 12: Left-Channel Audio Effects Filter N5 Coefficient LSB Register**

表 **8-119. Page 1, Register 13: Left-Channel Audio Effects Filter D1 Coefficient MSB Register**

表 **8-120. Page 1, Register 14: Left-Channel Audio Effects Filter D1 Coefficient LSB Register**

表 **8-121. Page 1, Register 15: Left-Channel Audio Effects Filter D2 Coefficient MSB Register**

表 **8-122. Page 1, Register 16: Left-Channel Audio Effects Filter D2 Coefficient LSB Register**

表 **8-123. Page 1, Register 17: Left-Channel Audio Effects Filter D4 Coefficient MSB Register**

表 **8-124. Page 1, Register 18: Left-Channel Audio Effects Filter D4 Coefficient LSB Register**

表 **8-125. Page 1, Register 19: Left-Channel Audio Effects Filter D5 Coefficient MSB Register**

表 **8-126. Page 1, Register 20: Left-Channel Audio Effects Filter D5 Coefficient LSB Register**

表 **8-127. Page 1, Register 21: Left-Channel De-Emphasis Filter N0 Coefficient MSB Register**

表 **8-128. Page 1, Register 22: Left-Channel De-Emphasis Filter N0 Coefficient LSB Register**

表 **8-129. Page 1, Register 23: Left-Channel De-Emphasis Filter N1 Coefficient MSB Register**

表 **8-130. Page 1, Register 24: Left-Channel De-Emphasis Filter N1 Coefficient LSB Register**

表 **8-131. Page 1, Register 25: Left-Channel De-Emphasis Filter D1 Coefficient MSB Register**

表 **8-132. Page 1, Register 26: Left-Channel De-Emphasis Filter D1 Coefficient LSB Register**

表 **8-133. Page 1, Register 27: Right-Channel Audio Effects Filter N0 Coefficient MSB Register**

表 **8-134. Page 1, Register 28: Right-Channel Audio Effects Filter N0 Coefficient LSB Register**

表 **8-135. Page 1, Register 29: Right-Channel Audio Effects Filter N1 Coefficient MSB Register**

表 **8-136. Page 1, Register 30: Right-Channel Audio Effects Filter N1 Coefficient LSB Register**

表 **8-137. Page 1, Register 31: Right-Channel Audio Effects Filter N2 Coefficient MSB Register**

表 **8-138. Page 1, Register 32: Right-Channel Audio Effects Filter N2 Coefficient LSB Register**

表 **8-139. Page 1, Register 33: Right-Channel Audio Effects Filter N3 Coefficient MSB Register**

表 **8-140. Page 1, Register 34: Right-Channel Audio Effects Filter N3 Coefficient LSB Register**

表 **8-141. Page 1, Register 35: Right-Channel Audio Effects Filter N4 Coefficient MSB Register**

表 **8-142. Page 1, Register 36: Right-Channel Audio Effects Filter N4 Coefficient LSB Register**

表 **8-143. Page 1, Register 37: Right-Channel Audio Effects Filter N5 Coefficient MSB Register**

表 **8-144. Page 1, Register 38: Right-Channel Audio Effects Filter N5 Coefficient LSB Register**

表 **8-145. Page 1, Register 39: Right-Channel Audio Effects Filter D1 Coefficient MSB Register**

表 **8-146. Page 1, Register 40: Right-Channel Audio Effects Filter D1 Coefficient LSB Register**

表 **8-147. Page 1, Register 41: Right-Channel Audio Effects Filter D2 Coefficient MSB Register**

表 **8-148. Page 1, Register 42: Right-Channel Audio Effects Filter D2 Coefficient LSB Register**

表 **8-149. Page 1 / Register 43: Right-Channel Audio Effects Filter D4 Coefficient MSB Register**

表 **8-150. Page 1 / Register 44: Right-Channel Audio Effects Filter D4 Coefficient LSB Register**

表 **8-151. Page 1 / Register 45: Right-Channel Audio Effects Filter D5 Coefficient MSB Register**

表 **8-152. Page 1 / Register 46: Right-Channel Audio Effects Filter D5 Coefficient LSB Register**

表 **8-153. Page 1 / Register 47: Right-Channel De-Emphasis Filter N0 Coefficient MSB Register**

表 **8-154. Page 1 / Register 48: Right-Channel De-Emphasis Filter N0 Coefficient LSB Register**

表 **8-155. Page 1 / Register 49: Right-Channel De-Emphasis Filter N1 Coefficient MSB Register**

表 **8-156. Page 1 / Register 50: Right-Channel De-Emphasis Filter N1 Coefficient LSB Register**

表 **8-157. Page 1 / Register 51: Right-Channel De-Emphasis Filter D1 Coefficient MSB Register**

表 **8-158. Page 1 / Register 52: Right-Channel De-Emphasis Filter D1 Coefficient LSB Register**

表 **8-159. Page 1 / Register 53: 3-D Attenuation Coefficient MSB Register**

表 **8-160. Page 1 / Register 54: 3-D Attenuation Coefficient LSB Register**

表 **8-161. Page 1 / Register 55**–**64: Reserved Registers**

表 **8-162. Page 1 / Register 65: Left-Channel ADC High-Pass Filter N0 Coefficient MSB Register**

表 **8-163. Page 1 / Register 66: Left-Channel ADC High-Pass Filter N0 Coefficient LSB Register**

表 **8-164. Page 1 / Register 67: Left-Channel ADC High-Pass Filter N1 Coefficient MSB Register**

表 **8-165. Page 1 / Register 68: Left-Channel ADC High-Pass Filter N1 Coefficient LSB Register**

表 **8-166. Page 1 / Register 69: Left-Channel ADC High-Pass Filter D1 Coefficient MSB Register**

表 **8-167. Page 1 / Register 70: Left-Channel ADC High-Pass Filter D1 Coefficient LSB Register**

表 **8-168. Page 1 / Register 71: Right-Channel ADC High-Pass Filter N0 Coefficient MSB Register**

表 **8-169. Page 1 / Register 72: Right-Channel ADC High-Pass Filter N0 Coefficient LSB Register**

表 **8-170. Page 1 / Register 73: Right-Channel ADC High-Pass Filter N1 Coefficient MSB Register**

表 **8-171. Page 1 / Register 74: Right-Channel ADC High-Pass Filter N1 Coefficient LSB Register**

表 **8-172. Page 1 / Register 75: Right-Channel ADC High-Pass Filter D1 Coefficient MSB Register**

表 **8-173. Page 1 / Register 76: Right-Channel ADC High-Pass Filter D1 Coefficient LSB Register**

表 **8-174. Page 1 / Registers 77**–**127: Reserved Registers**

9 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TLV320AIC3104-Q1 is a highly integrated low-power stereo audio codec with integrated stereo headphone/ line amplifier, as well as multiple inputs and outputs that are programmable in single-ended or fully differential configurations. All the features of the TLV320AIC3104-Q1 are accessed by programmable registers. External processor with I ²C protocol is required to control the device. It is good practice to perform a hardware reset after initial power up to ensure that all registers are in their default states. Extensive register-based power control is included, enabling stereo 48-kHz DAC playback as low as 14 mW from a 3.3-V analog supply, making it ideal for various car audio applications such as cluster, telematics, emergency call (eCall), navigation systems, and head units.

9.2 Typical Applications

9.2.1 External Speaker Driver in Infotainment and Cluster Applications

9.2.1.1 Design Requirements

For this design example, use the parameters shown in $\frac{1}{\mathcal{R}}$ 9-1.

9.2.1.2 Detailed Design Procedure

- Use $\overline{8}$ [9-1a](#page-91-0)s a guide to integrate the hardware into the system.
- Following the recommended component placement, schematic layout and routing given in \boxtimes [9-7,](#page-95-0) integrate the device and its supporting components into the system PCB file.
- Determining sample rate and master clock frequency is required when powering up the device because all internal timing is derived from the master clock. Refer to the [Audio Clock Generation](#page-46-0) section to obtain more information on how to configure correctly the required clocks for the device.
- As the TLV320AIC3104-Q1 is designed for low-power applications, when powered up, the device has several features powered down. A correct routing of the TLV320AIC3104-Q1 signals is achieved by a correct setting of the device registers, powering up the required stages of the device and configuring the internal switches to follow a desired route.

9.2.1.3 Application Curves

9.2.2 External Speaker Amplifier With Separate Line Outputs

图 **9-5. Typical Connections With Single-Ended Outputs for External Amplifier With Separate Line Outputs**

9.2.2.1 Design Requirements

Refer to the previous *[Design Requirements](#page-91-0)* section.

9.2.2.2 Detailed Design Procedure

Refer to the previous *[Detailed Design Procedure](#page-92-0)* section.

9.3 Power Supply Recommendations

The TLV320AIC3104-Q1 has been designed to be extremely tolerant of power supply sequencing. However, in some rare instances, unexpected conditions can be attributed to power supply sequencing. The following sequence will provide the most robust operation.

Power up IOVDD first. The analog supplies, which include AVDD and DRVDD, should be powered up second. The digital supply DVDD should be powered up last. Keep RESET low until all supplies are stable. The analog supplies should be greater than or equal to DVDD at all times.

图 **9-6. Power-Supply Sequencing**

表 **9-2. TLV320AIC3104-Q1 Power-Supply Sequencing**

9.4 Layout

9.4.1 Layout Guidelines

PCB design is made considering the application, and the review is specific for each system requirements. However, general considerations can optimize the system performance.

- The TLV320AIC3104-Q1 thermal pad should be connected to analog output driver ground.
- Analog and digital grounds should be separated to prevent possible digital noise from affecting the analog performance of the board.
- The TLV320AIC3104-Q1 requires the decoupling capacitors to be placed as close as possible to the device power supply terminals.
- If possible, route the differential audio signals differentially on the PCB. This is recommended to get better noise immunity.

9.4.2 Layout Example

10 Device and Documentation Support

10.1 Device Support

10.1.1 Device Nomenclature

Target level Represents the nominal output level at which the AGC attempts to hold the ADC output signal level.

Attack time Determines how quickly the AGC circuitry reduces the PGA gain when the input signal is too loud. It can be varied from 7 ms to 1,408 ms.

Decay time Determines how quickly the PGA gain is increased when the input signal is too low. It can be varied in the range from 0.05 s to 22.4 s.

Noise gate threshold Determines the level at which the input speech average falls below.

Maximum PGA gain applicable Allows the user to restrict the maximum PGA gain that can be applied by the AGC algorithm.

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation see the following:

- *[TIDA-00724 Automotive Emergency Call \(eCall\) Audio Subsystem Reference Design](http://ti.com/lit/TIDUB26A)*
- *[TPA3111D1-Q1 10-W Filter-Free Mono Class-D Audio Power Amplifier With SpeakerGuard™](http://ti.com/lit/SLOS759)*
- *[TPA3110D2-Q1 15-W Filter-Free Stereo Class D Audio Power Amplifier with SpeakerGuard™](http://ti.com/lit/SLOS794)*
- *[TPA6211A1-Q1 3.1-W Mono Fully Differential Audio Power Amplifier](http://ti.com/lit/SBOS555)*
- *[TPA2005D1-Q1 1.4-W Mono Filter-Free Class-D Audio Amplifier](http://ti.com/lit/SLOS474)*

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Community Resources

10.5 Trademarks

所有商标均为其各自所有者的财产。

10.6 静电放电警告

静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

11 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision B (February 2017) to Revision C (January 2023) Page

• Added TLV320ATC3104-Q1 to orderable table..98

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV320AIC3104-Q1 :

• Catalog : [TLV320AIC3104](http://focus.ti.com/docs/prod/folders/print/tlv320aic3104.html)

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Oct-2024

*All dimensions are nominal

GENERIC PACKAGE VIEW

RHB 32 VQFN - 1 mm max height

5 x 5, 0.5 mm pitch PLASTIC QUAD FLATPACK - NO LEAD

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A

PACKAGE OUTLINE

RHB0032E VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RHB0032E VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHB0032E VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI [的销售条款或](https://www.ti.com.cn/zh-cn/legal/terms-conditions/terms-of-sale.html) [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司