


# 具有延时时间和手动复位功能的 TPS3870-Q1 过压复位 IC

## 1 特性

- 符合汽车类应用要求
- 具有符合 AEC-Q100 标准的下列特性：
  - 器件温度等级 1:  $-40^{\circ}\text{C}$  至  $+125^{\circ}\text{C}$  的环境工作温度范围
  - 器件 HBM ESD 分类等级 2
  - 器件 CDM ESD 分类等级 C7B
- 输入电压范围: 1.7V 至 5.5V
- 欠压锁定 (UVLO): 1.7V
- 低静态电流:  $7\mu\text{A}$  (最大值)
- 高阈值精度:
  - $\pm 0.25\%$  (典型值)
  - $\pm 0.7\%$  ( $-40^{\circ}\text{C}$  至  $+125^{\circ}\text{C}$ )
- 固定阈值电平
  - 50mV 阶跃 (500mV 至 1.3V)
  - 1.5V、1.8V、2.5V、2.8V、2.9V、3.3V、5V
- 用户可调的电压阈值电平
- 内部毛刺抑制和迟滞
- 阶跃为 1% 时, 公差介于 3% 至 7% 之间
- 固定延时时间选项: 50 $\mu\text{s}$ 、1ms、5ms、10ms、20ms、100ms、200ms
- 使用单个外部电容器的可编程延时时间选项
- 开漏低电平有效 OV 监控器
- RESET** 电压锁存输出模式

## 2 应用

- 高级驾驶员辅助系统 (ADAS)
- 摄像头
- 传感器融合
- HEV/EV
- 基于 FPGA、ASIC 和 DSP 的系统集成过压检测



## 3 说明

TPS3870-Q1 器件是一款集成式过压 (OV) 监控器或复位 IC, 采用业界较小的 6 引脚 DSE 封装。这款高精度的电压监控器非常适合采用低电压电源轨的系统, 并具有非常小的电源容差裕度。低阈值迟滞可防止在受监控的电压处于正常工作范围内时发出虚假复位信号。并且内置有毛刺抑制功能和噪声滤波器, 进一步消除了错误信号所导致的错误复位。

TPS3870-Q1 不需要使用任何外部电阻器来设置过压复位阈值, 因此进一步优化了整体精度、成本、解决方案大小并提高了安全系统的可靠性。电容器时间 (CT) 引脚用于在每个器件的两个可用复位延时时间之间进行选择, 还可以连接一个电容器以调整复位延时时间。单独的 SENSE 输入引脚和 VDD 引脚可实现高可靠性系统所需的冗余。


此器件的低典型静态电流规格为  $4.5\mu\text{A}$  (典型值)。TPS3870-Q1 适用于汽车应用, 符合 AEC-Q100 1 级标准。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
TPS3870-Q1	WSON (6)	1.50mm × 1.50mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。

典型过压精度分布



D004



## 目录

<b>1</b>	特性 .....	<b>1</b>	8.4	Device Functional Modes .....	<b>14</b>
<b>2</b>	应用 .....	<b>1</b>	<b>9</b>	<b>Application and Implementation</b> .....	<b>15</b>
<b>3</b>	说明 .....	<b>1</b>	9.1	Application Information .....	<b>15</b>
<b>4</b>	修订历史记录 .....	<b>2</b>	9.2	Typical Application .....	<b>20</b>
<b>5</b>	<b>Device Comparison Table</b> .....	<b>3</b>	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>22</b>
<b>6</b>	<b>Pin Configuration and Functions</b> .....	<b>4</b>	10.1	Power Supply Guidelines .....	<b>22</b>
<b>7</b>	<b>Specifications</b> .....	<b>5</b>	<b>11</b>	<b>Layout</b> .....	<b>22</b>
7.1	Absolute Maximum Ratings .....	<b>5</b>	11.1	Layout Guidelines .....	<b>22</b>
7.2	ESD ratings .....	<b>5</b>	11.2	Layout Example .....	<b>22</b>
7.3	Recommended Operating Conditions .....	<b>5</b>	<b>12</b>	器件和文档支持 .....	<b>23</b>
7.4	Thermal Information .....	<b>6</b>	12.1	器件命名规则 .....	<b>23</b>
7.5	Electrical Characteristics .....	<b>6</b>	12.2	文档支持 .....	<b>24</b>
7.6	Timing Requirements .....	<b>6</b>	12.3	接收文档更新通知 .....	<b>24</b>
7.7	Typical Characteristics .....	<b>9</b>	12.4	支持资源 .....	<b>24</b>
<b>8</b>	<b>Detailed Description</b> .....	<b>12</b>	12.5	商标 .....	<b>24</b>
8.1	Overview .....	<b>12</b>	12.6	静电放电警告 .....	<b>24</b>
8.2	Functional Block Diagram .....	<b>12</b>	12.7	Glossary .....	<b>24</b>
8.3	Feature Description .....	<b>12</b>	<b>13</b>	机械、封装和可订购信息 .....	<b>24</b>

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Original (July 2019) to Revision A	Page
• 将“预告信息”更改为“生产数据发布” .....	<b>1</b>


## 5 Device Comparison Table

Table 1 shows the released versions of the TPS3870-Q1, including the nominal overvoltage thresholds. For all possible voltages, threshold tolerance, time delays, and threshold options, see 表 6. Contact TI sales representatives or on TI's [E2E forum](#) for details and availability of other options; minimum order quantities apply.

**Table 1. Device Comparison Table**

PART NUMBER	V <sub>MON</sub>	TIME DELAY (ms)			THRESHOLD TOLERANCE
		CT Pin = Capacitor	CT Pin = Open	CT Pin = VDD	
TPS3870J4080DSERQ1	0.80 V	Programmable	10 ms	200 ms	4%
TPS3870J4330DSERQ1	3.30 V	Programmable	10 ms	200 ms	4%

## 6 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	SENSE	I	Input for the monitored supply voltage rail. When the SENSE voltage goes above the overvoltage threshold, the $\overline{\text{RESET}}$ pin is driven low. Connect to VDD pin if monitoring VDD supply voltage.
2	VDD	I	Supply voltage input pin. Good analog design practice is to place a 0.1- $\mu\text{F}$ ceramic capacitor close to this pin.
3	CT	I	Capacitor time delay pin. The CT pin offers two fixed time delays by connecting CT pin to VDD or leaving it floating. Delay time can be programmed by connecting an external capacitor reference to ground.
4	$\overline{\text{RESET}}$	O	Active-low, open-drain output. This pin goes low when the SENSE voltage rises above the internally overvoltage threshold ( $V_{IT+}$ ). See the timing diagram in <a href="#">Figure 19</a> for more details. Connect this pin to a pull-up resistor terminated to the desired pull-up voltage.
5	GND	—	Ground
6	$\overline{\text{MR}}$	I	Manual reset (MR), pull this pin to a logic low ( $V_{\overline{\text{MR}}L}$ ) to assert a reset signal. After the $\overline{\text{MR}}$ pin is deasserted the output goes high after the reset delay time ( $t_D$ ) expires. $\overline{\text{MR}}$ can be left floating when not in use.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	$V_{DD}$	-0.3	6	V
Voltage	$V_{\overline{RESET}}$	-0.3	6	V
Voltage	$V_{CT}$	-0.3	6	V
Voltage	$V_{SENSE}$	-0.3	6	V
Voltage	$V_{\overline{MR}}$	-0.3	6	V
Current	$I_{\overline{RESET}}$		±40	mA
Temperature <sup>(2)</sup>	Continuous total power dissipation	See the Thermal Information		
	Operating junction temperature, $T_J$	-40	150	°C
	Operating free-air temperature, $T_A$	-40	150	°C
	Storage temperature, $T_{stg}$	-65	150	°C

- (1) Stresses beyond values listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) As a result of the low dissipated power in this device, it is assumed that  $T_J = T_A$ .

### 7.2 ESD ratings

		VALUE	UNIT	
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
		Charged-device model (CDM), per AEC Q100-011	All pins	±500
			Corner pins	±750

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

### 7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
$V_{DD}$	Supply pin voltage	1.7		5.5	V
$V_{SENSE}$	Input pin voltage	0		5.5	V
$V_{CT}$	CT pin voltage <sup>(1) (2)</sup>			$V_{DD}$	V
$V_{\overline{RESET}}$	Output pin voltage	0		5.5	V
$V_{\overline{MR}}$	$\overline{MR}$ pin Voltage <sup>(3)</sup>	0		5.5	V
$I_{\overline{RESET}}$	Output pin current	0.3		10	mA
$T_J$	Junction temperature (free-air temperature)	-40		125	°C

- (1) CT pin connected to  $V_{DD}$  pin requires a pullup resistor; 10 k $\Omega$  is recommended.
- (2) The maximum rating is  $V_{DD}$  or 5.5 V, whichever is smaller.
- (3) If the logic signal driving  $\overline{MR}$  is less than  $V_{DD}$ , then additional current flows into  $V_{DD}$  and out of  $\overline{MR}$ .

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS3870-Q1	
		DSE (WSON)	
		PINS	
			UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	184.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	30.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	86.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	13.4	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	86.1	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

At 1.7 V ≤ V<sub>DD</sub> ≤ 5.5 V, CT =  $\overline{\text{MR}}$  = Open,  $\overline{\text{RESET}}$  Voltage (V <sub>$\overline{\text{RESET}}$</sub> ) = 10 kΩ to V<sub>DD</sub>,  $\overline{\text{RESET}}$  load = 10 pF, and over the operating free-air temperature range of – 40°C to 125°C, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C, typical conditions at V<sub>DD</sub> = 3.3 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DD</sub>	Supply Voltage		1.7		5.5	V
UVLO	Under Voltage Lockout <sup>(1)</sup>	V <sub>DD</sub> falling below 1.7 V	1.2		1.7	V
V <sub>POR</sub>	Power on reset voltage <sup>(2)</sup>	V <sub>OL(max)</sub> = 0.25 V, I <sub>OUT</sub> = 15 μA			1	V
V <sub>IT+(OV)</sub>	Positive-going threshold accuracy		-0.7	±0.25	0.7	%
V <sub>HYS</sub>	Hysteresis Voltage <sup>(3)</sup>		0.3	0.55	0.8	%
I <sub>DD</sub>	Supply current	V <sub>DD</sub> ≤ 5.5 V		4.5	7	μA
I <sub>SENSE</sub>	Input current, SENSE pin	V <sub>SENSE</sub> = 5 V		1	1.5	μA
V <sub>OL</sub>	Low level output voltage	V <sub>DD</sub> = 1.7 V, I <sub>OUT</sub> = 0.4 mA			250	mV
		V <sub>DD</sub> = 2 V, I <sub>OUT</sub> = 3 mA			250	mV
		V <sub>DD</sub> = 5 V, I <sub>OUT</sub> = 5 mA			250	mV
I <sub>LKG</sub>	Open drain output leakage current	V <sub>DD</sub> = V <sub><math>\overline{\text{RESET}}</math></sub> = 5.5 V			300	nA
V <sub>MR_L</sub>	$\overline{\text{MR}}$ logic low input				0.3	V
V <sub>MR_H</sub>	$\overline{\text{MR}}$ logic high input		1.4			V
V <sub>CT_H</sub>	High level CT pin voltage		1.4			V
R <sub>MR</sub>	Manual reset Internal pullup resistance			100		KΩ
I <sub>CT</sub>	CT pin charge current		337	375	413	nA
V <sub>CT</sub>	CT pin comparator threshold voltage <sup>(4)</sup>		1.133	1.15	1.167	V

(1)  $\overline{\text{RESET}}$  pin is driven low when V<sub>DD</sub> falls below UVLO.

(2) V<sub>POR</sub> is the minimum V<sub>DD</sub> voltage level for a controlled output state.

(3) Hysteresis is with respect of the trip point (V<sub>IT+(OV)</sub>)

(4) V<sub>CT</sub> voltage refers to the comparator threshold voltage that measures the voltage level of the external capacitor at CT pin.

## 7.6 Timing Requirements

At 1.7 V ≤ V<sub>DD</sub> ≤ 5.5 V, CT =  $\overline{\text{MR}}$  = Open,  $\overline{\text{RESET}}$  Voltage (V <sub>$\overline{\text{RESET}}$</sub> ) = 10 kΩ to V<sub>DD</sub>,  $\overline{\text{RESET}}$  load = 10 pF, and over the operating free-air temperature range of – 40°C to 125°C, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C, typical conditions at V<sub>DD</sub> = 3.3 V.

			MIN	NOM	MAX	UNIT
t <sub>D</sub>	Reset time delay, TPS3870J	CT = Open	7	10	13	ms
t <sub>D</sub>	Reset time delay, TPS3870J	CT = 10 kΩ to V <sub>DD</sub>	140	200	260	ms
t <sub>D</sub>	Reset time delay, TPS3870K	CT = Open	0.7	1	1.3	ms
t <sub>D</sub>	Reset time delay, TPS3870K	CT = 10 kΩ to V <sub>DD</sub>	14	20	26	ms
t <sub>D</sub>	Reset time delay, TPS3870L	CT = Open	3.5	5	6.5	ms
t <sub>D</sub>	Reset time delay, TPS3870L	CT = 10 kΩ to V <sub>DD</sub>	70	100	130	ms

### Timing Requirements (continued)

At  $1.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $CT = \overline{MR} = \text{Open}$ ,  $\overline{RESET}$  Voltage ( $V_{\overline{RESET}}$ ) =  $10\text{ k}\Omega$  to  $V_{DD}$ ,  $\overline{RESET}$  load =  $10\text{ pF}$ , and over the operating free-air temperature range of  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ , unless otherwise noted. Typical values are at  $T_J = 25^\circ\text{C}$ , typical conditions at  $V_{DD} = 3.3\text{ V}$ .

			MIN	NOM	MAX	UNIT
$t_D$	Reset time delay, TPS3870M	$CT = 10\text{ k}\Omega$ to $V_{DD}$ $CT = \text{Open}$		50		$\mu\text{s}$
$t_{PD}$	Propagation detect delay <sup>(1)(2)</sup>			15	30	$\mu\text{s}$
$t_R$	Output rise time <sup>(1)(3)</sup>			2.2		$\mu\text{s}$
$t_F$	Output fall time <sup>(1)(3)</sup>			0.2		$\mu\text{s}$
$t_{SD}$	Startup delay <sup>(4)</sup>			300		$\mu\text{s}$
$t_{GI} (V_{IT+})$	Glitch Immunity overvoltage $V_{IT+(OV)}$ , 5% Overdrive <sup>(1)</sup>			3.5		$\mu\text{s}$
$t_{GI} (\overline{MR})$	Glitch Immunity $\overline{MR}$ pin				25	ns
$t_{PD} (\overline{MR})$	Propagation delay from $\overline{MR}$ low to assert $\overline{RESET}$			500		ns
$t_{MR\_W}$	$\overline{MR}$ pin pulse width duration to assert $\overline{RESET}$		1			$\mu\text{s}$
$t_D (\overline{MR})$	$\overline{MR}$ reset time delay			$t_D$		ms

- (1) 5% Overdrive from threshold. Overdrive % =  $[V_{SENSE} - V_{IT+(OV)}] / V_{IT+(OV)}$
- (2)  $t_{PD}$  measured from threshold trip point  $V_{IT+(OV)}$  to  $\overline{RESET}$   $V_{OL}$  voltage
- (3) Output transitions from  $V_{OL}$  to 90% for rise times and 90% to  $V_{OL}$  for fall times.
- (4) During the power-on sequence,  $V_{DD}$  must be at or above  $V_{DD(MIN)}$  for at least  $t_{SD} + t_D$  before the output is in the correct state.





图 1. Voltage Threshold and Hysteresis Accuracy



- (1)  $V_{DD} = 2\text{ V}$ ,  $R_{PU} = 10\text{ k}\Omega$  to  $V_{DD}$
- (2) Variant M (time delay bypass) has a  $\sim 40\text{ }\mu\text{s}$  pulse at  $\overline{\text{RESET}}$  pin during power up window, this is present only when the power cycle off time is longer than 10 seconds, this behavior will not occur if SENSE pin is within window of operation during  $V_{DD}$  power up.

**图 2. SENSE Timing Diagram**



### 7.7 Typical Characteristics

At  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ , and  $R_{PU} = 10\text{ k}\Omega$ , unless otherwise noted.




图 3. Overtolerance Accuracy vs Temperature




图 4. Overtolerance Accuracy Distribution




图 5. Overtolerance Hysteresis Voltage Accuracy vs Temperature




图 6. Supply Current vs Temperature




图 7. Supply Current vs Temperature





图 8. SENSE Glitch Immunity (VIT+) vs Overdrive

Typical Characteristics (接下页)

At  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ , and  $R_{PU} = 10\text{ k}\Omega$ , unless otherwise noted.



Typical Characteristics (接下页)

At  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ , and  $R_{PU} = 10\text{ k}\Omega$ , unless otherwise noted.




图 15. RESET Timeout vs CT Capacitor

图 16. Timeout vs CT Capacitor (0.1 to 10 nF)




图 17. Detect Propagation Delay vs Temperature

## 8 Detailed Description

### 8.1 Overview

The TPS3870-Q1 family of devices uses a voltage comparator and a precision voltage reference for overvoltage detection. The TPS3870-Q1 features a highly accurate threshold voltage ( $\pm 0.7\%$  over temperature) and a variety of voltage threshold variants.


The TPS3870-Q1 includes the resistors used to set the overvoltage threshold internal to the device. These internal resistors allow for lower component counts and greatly simplifies the design because no additional margins are needed to account for the accuracy of external resistors.

TPS3870-Q1 versions J, K and L have three time delay settings, two fixed by connecting CT pin to VDD through a resistor and leaving CT floating and a programmable time delay setting that only requires a single capacitor connected from CT pin to ground.

Manual Reset ( $\overline{\text{MR}}$ ) allows for sequencing or hard reset by driving the  $\overline{\text{MR}}$  pin below  $V_{\overline{\text{MR}}_L}$ .

The TPS3870-Q1 is designed to assert active low output signals when the monitored voltage is outside the safe window. The relationship between the monitored voltage and the states of the outputs is shown in [表 2](#).

### 8.2 Functional Block Diagram



\*For all possible voltages, threshold tolerance, time delays, and threshold options, see [表 6](#).

### 8.3 Feature Description

#### 8.3.1 VDD

The TPS3870-Q1 is designed to operate from an input voltage supply range between 1.7 V to 5.5 V. An input supply capacitor is not required for this device; however, if the input supply is noisy good analog practice is to place a 1- $\mu\text{F}$  capacitor between the VDD pin and the GND pin.

$V_{\text{DD}}$  needs to be at or above  $V_{\text{DD}(\text{MIN})}$  for at least the start-up delay ( $t_{\text{SD}} + t_{\text{D}}$ ) for the device to be fully functional.

#### 8.3.2 SENSE

The TPS3870-Q1 uses a comparator with a precision reference voltage and a trimmed resistor divider. This configuration optimizes device accuracy because all resistor tolerances are accounted for in the accuracy and performance specifications. The comparator also includes built-in hysteresis that provides noise immunity and ensures stable operation.

## Feature Description (接下页)

Although not required in most cases, for noisy applications good analog design practice is to place a 1-nF to 10-nF bypass capacitor at the SENSE input in order to reduce sensitivity to transient voltages on the monitored signal.

When monitoring VDD supply voltage, the SENSE pin can be connected directly to VDD. The output ( $\overline{\text{RESET}}$ ) is high impedance when voltage at the SENSE pin is lower than the upper boundary of the threshold.

### 8.3.3 $\overline{\text{RESET}}$

In a typical TPS3870-Q1 application, the  $\overline{\text{RESET}}$  output is connected to a reset or enable input of a processor [such as a digital signal processor (DSP), application-specific integrated circuit (ASIC), or other processor type] or the enable input of a voltage regulator [such as a DC-DC converter or low-dropout regulator (LDO)].

The TPS3870-Q1 has an open drain active low output that requires a pull-up resistor to hold these lines high to the required voltage logic. Connect the pull-up resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels. To ensure proper voltage levels, give some consideration when choosing the pull-up resistor values. The pull-up resistor value is determined by  $V_{OL}$ , output capacitive loading, and output leakage current. These values are specified in [Specifications](#). The open drain output can be connected as a wired-OR logic with other open drain signals such as another TPS3870-Q1  $\overline{\text{RESET}}$  pin.

表 2 describes the scenarios when the output ( $\overline{\text{RESET}}$ ) is either asserted low or high impedance.





图 18. RESET output

### 8.3.4 Capacitor Time (CT)

The CT pin provides the user the functionality of both high-precision, factory-programmed, reset delay timing options and user-programmable, reset delay timing. The CT pin can be pulled up to  $V_{DD}$  through a resistor, have an external capacitor to ground, or can be left unconnected. The configuration of the CT pin is re-evaluated by the device every time the voltage on the SENSE line enters the valid window ( $V_{SENSE} < V_{IT+(OV)}$ ). The pin evaluation is controlled by an internal state machine that determines which option is connected to the CT pin. The sequence of events takes 450  $\mu\text{s}$  to determine if the CT pin is left unconnected, pulled up through a resistor, or connected to a capacitor. If the CT pin is being pulled up to  $V_{DD}$ , then a pull-up resistor is required, 10  $\text{k}\Omega$  is recommended.

### 8.3.5 Manual Reset ( $\overline{\text{MR}}$ )

The manual reset ( $\overline{\text{MR}}$ ) input allows a processor or other logic circuits to initiate a reset. A logic low on  $\overline{\text{MR}}$  causes  $\overline{\text{RESET}}$  to assert. After  $\overline{\text{MR}}$  returns to a logic high and the SENSE pin voltage is within a valid condition ( $V_{SENSE} < V_{IT+(OV)}$ ),  $\overline{\text{RESET}}$  is deasserted after the reset delay time ( $t_D$ ). If  $\overline{\text{MR}}$  is not controlled externally, then  $\overline{\text{MR}}$  can either be connected to  $V_{DD}$  or left floating because the  $\overline{\text{MR}}$  pin is internally pulled up to  $V_{DD}$ . Figure 19 shows the relation between  $\overline{\text{MR}}$  and  $\overline{\text{RESET}}$ .

**Feature Description (接下页)**


- (1)  $\overline{\text{RESET}}$  pulls up to VDD with 10 k $\Omega$ .
- (2) To initiate and continue time reset counter both conditions must be met  $\overline{\text{MR}}$  pin above  $V_{\overline{\text{MR\_H}}}$  or floating and  $V_{\text{SENSE}}$  below  $V_{\text{IT+}(OV)} - V_{\text{HYS}}$
- (3)  $\overline{\text{MR}}$  is ignored during output  $\overline{\text{RESET}}$  low event

**图 19. Manual Reset Timing Diagram**
**8.4 Device Functional Modes**
**表 2. Functional Mode Truth Table**

DESCRIPTION	CONDITION	$\overline{\text{MR}}$ PIN	VDD PIN	OUTPUT ( $\overline{\text{RESET}}$ PIN)
Normal Operation	$\text{SENSE} < V_{\text{IT+}(OV)}$	Open or above $V_{\overline{\text{MR\_H}}}$	$V_{\text{DD}} > V_{\text{DD(MIN)}}$	High
Over Voltage detection	$\text{SENSE} > V_{\text{IT+}(OV)}$	Open or above $V_{\overline{\text{MR\_H}}}$	$V_{\text{DD}} > V_{\text{DD(MIN)}}$	Low
Manual reset	$\text{SENSE} < V_{\text{IT+}(OV)}$	Below $V_{\overline{\text{MR\_L}}}$	$V_{\text{DD}} > V_{\text{DD(MIN)}}$	Low
UVLO engaged	$\text{SENSE} < V_{\text{IT+}(OV)}$	Open or above $V_{\overline{\text{MR\_H}}}$	$V_{\text{POR}} < V_{\text{DD}} < \text{UVLO}$	Low

**8.4.1 Normal Operation ( $V_{\text{DD}} > V_{\text{DD(MIN)}}$ )**

When the voltage on  $V_{\text{DD}}$  is greater than  $V_{\text{DD(MIN)}}$  for approximately ( $t_{\text{SD}} + t_{\text{D}}$ ), the  $\overline{\text{RESET}}$  output state will correspond to the  $\text{SENSE}$  pin voltage with respect to the threshold limits, when  $\text{SENSE}$  voltage is outside of threshold limits the  $\overline{\text{RESET}}$  voltage will be low ( $V_{\text{OL}}$ ).

**8.4.2 Undervoltage Lockout ( $V_{\text{POR}} < V_{\text{DD}} < \text{UVLO}$ )**

When the voltage on  $V_{\text{DD}}$  is less than the device UVLO voltage but greater than the power-on reset voltage ( $V_{\text{POR}}$ ), the  $\overline{\text{RESET}}$  pin will be held low, regardless of the voltage on  $\text{SENSE}$  pin.

**8.4.3 Power-On Reset ( $V_{\text{DD}} < V_{\text{POR}}$ )**

When the voltage on  $V_{\text{DD}}$  is lower than the required voltage ( $V_{\text{POR}}$ ) to internally pull the asserted output to GND,  $\overline{\text{RESET}}$  signal is undefined and is not to be relied upon for proper device function.

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

#### 9.1.1 Voltage Threshold Accuracy

Voltage monitoring requirements vary depending on the voltage supply tolerance of the device being powered. Due to the high precision of the TPS3870-Q1 ( $\pm 0.7\%$  Max), the device allows for a wider supply voltage margins and threshold headroom for tight tolerance applications.

For example, take a DC/DC regulator providing power to a core voltage rail of an MCU. The MCU has a tolerance of  $\pm 5\%$  of the nominal output voltage of the DC/DC. The user sets an ideal voltage threshold of 4% which allows for  $\pm 1\%$  of threshold accuracy. Since the TPS3870-Q1 threshold accuracy is higher than  $\pm 1\%$ , the user has more supply voltage margin which can allow for a relaxed power supply design. This gives flexibility to the DC/DC to use a smaller output capacitor or inductor because of a larger voltage window for voltage ripple and transients. There is also headroom between the minimum system voltage and voltage tolerance of the MCU to ensure that the voltage supply will never be in the region of potential failure of malfunction without the TPS3870-Q1 asserting a reset signal.

图 20 illustrates the supply overvoltage margin and accuracy of the TPS3870-Q1 for the example explained above. Using a low accuracy supervisor will eat into the available budget for the power supply ripple and transient response. This gives less flexibility to the user and a more stringent DC/DC converter design.




图 20. TPS3870-Q1 Voltage Threshold Accuracy

## Application Information (接下页)

### 9.1.2 CT Reset Time Delay

The TPS3870-Q1 features three options for setting the reset delay ( $t_D$ ): connecting a capacitor to the CT pin, connecting a pull-up resistor to VDD, and leaving the CT pin unconnected. 图 21 shows a schematic drawing of all three options. To determine which option is connected to the CT pin, an internal state machine controls the internal pulldown device and measures the pin voltage. This sequence of events takes 450  $\mu$ s to determine which timing option is used. Every time the voltage on the SENSE line enters the valid window ( $V_{SENSE} < V_{IT+(OV)} - V_{HYS}$ , the state machine determines the CT option.




图 21. CT Charging Circuit

#### 9.1.2.1 Factory-Programmed Reset Delay Timing

To use the factory-programmed timing options, the CT pin must either be left unconnected or pulled up to VDD through a 10 k $\Omega$  pull-up resistor. Using these options enables a high-precision reset delay timing, as shown in 表 3.

表 3. Reset Delay Time for Factory-Programmed Reset Delay Timing

VARIANT	RESET DELAY TIME ( $t_D$ )			VALUE
	CT = Capacitor to GND	CT = Floating	CT = 10 k $\Omega$ to VDD	
TPS3870J	Programmable $t_D$	10	200	ms
TPS3870K	Programmable $t_D$	1	20	ms
TPS3870L	Programmable $t_D$	5	100	ms
TPS3870M	N/A	50	50	$\mu$ s

#### 9.1.2.2 Programmable Reset Delay-Timing

The TPS3870 reset time delay is based on internal current source ( $I_{CT}$ ) to charge external capacitor ( $C_{CT}$ ) and read capacitor voltage with the internal comparator. The minimum value capacitor is 250 pF. There is no limitation on maximum capacitor the only constrain is imposed by the initial voltage of the capacitor, if CT cap is zero or near to zero then ideally there is no other constraint on the max capacitor. The typical ideal capacitor value needed for a given delay time can be calculated using 公式 1, where  $C_{CT}$  is in nanofarads (nF) and  $t_D$  is in ms:

$$t_D = 3.066 \times C_{CT} + 0.5 \text{ ms} \tag{1}$$

To calculate the minimum and maximum-reset delay time use 公式 2 and 公式 3, respectively.

$$t_{D(\min)} = 2.7427 \times C_{CT} + 0.3 \text{ ms} \tag{2}$$

$$t_{D(\max)} = 3.4636 \times C_{CT} + 0.7 \text{ ms} \tag{3}$$



The slope of the equation is determined by the time the CT charging current ( $I_{CT}$ ) takes to charge the external capacitor up to the CT comparator threshold voltage ( $V_{CT}$ ). When  $\overline{\text{RESET}}$  is asserted, the capacitor is discharged through the internal CT pulldown resistor. When the  $\overline{\text{RESET}}$  conditions are cleared, the internal precision current source is enabled and begins to charge the external capacitor; when  $V_{CT} = 1.15 \text{ V}$ ,  $\overline{\text{RESET}}$  is unasserted. Note that in order to minimize the difference between the calculated  $\overline{\text{RESET}}$  delay time and the actual  $\overline{\text{RESET}}$  delay time, use a high-quality ceramic dielectric COG, X5R, or X7R capacitor and minimize parasitic board capacitance around this pin. 表 4 lists the reset delay time ideal capacitor values for  $C_{CT}$ .

表 4. Reset Delay Time for Ideal Capacitor Values

$C_{CT}$	$\overline{\text{RESET}}$ DELAY TIME ( $t_D$ ), TYPICAL
250 pF	1.27 ms
1 nF	3.57 ms
3.26 nF	10.5 ms
32.6 nF	100.45 ms
65.2 nF	200.40 ms
1 $\mu\text{F}$	3066.50 ms

### 9.1.3 $\overline{\text{RESET}}$ Latch Mode

The TPS3870-Q1 features a voltage latch mode on the  $\overline{\text{RESET}}$  pin when connecting the CT pin to common ground. A pull-down resistor is recommended to limit current consumption of the system. In latch mode, if the  $\overline{\text{RESET}}$  pin is low or triggers low, the pin will stay low regardless if  $V_{\text{SENSE}}$  is within the acceptable voltage boundaries ( $V_{\text{SENSE}} < V_{\text{IT+(OV)}}$ ). To unlatch the device provide a voltage to the CT pin that is greater than the CT pin comparator threshold voltage,  $V_{CT}$ . The  $\overline{\text{RESET}}$  pin will trigger high instantaneously without any reset delay. A voltage greater than 1.2 V is recommended to ensure a proper unlatch. Use a series resistance to limit current when an unlatch voltage is applied. For more information, Design 1:  $\overline{\text{RESET}}$  Latch Mode gives an example of a typical latch application.

注

At power up, the TPS3870-Q1 will be latched when CT is connected to GND. To ensure correct power up when using  $\overline{\text{RESET}}$  latch mode, send a pulse to the CT pin greater than 1.2 V after  $t_{SD}$  and SENSE is within the correct window of operation.




图 22.  $\overline{\text{RESET}}$  Latch Circuit

### 9.1.4 Adjustable Voltage Thresholds

The TPS3870-Q1 0.7% maximum accuracy allows for adjustable voltage thresholds using external resistors without adding major inaccuracies to the device. In case that the desired monitored voltage is not available, external resistor dividers can be used to set the desired voltage thresholds. 图 23 illustrates an example of how to adjust the voltage threshold with external resistor dividers. The resistors can be calculated depending on the desired voltage threshold and device part number. TI recommends using the 0.8V voltage threshold device such as the TPS3870J4080 because of the bypass mode of internal resistor ladder.

For example, consider a 2.0 V rail being monitored ( $V_{MON}$ ) using the TPS3870J4080 variant. Using 公式 4,  $R_1 = 15\text{ k}\Omega$  given that  $R_2 = 10\text{ k}\Omega$ ,  $V_{MON} = 2\text{ V}$ , and  $V_{SENSE} = 0.8\text{ V}$ . This device is typically meant to monitor a 0.8 V rail with a +4% voltage threshold. This means that the device overvoltage threshold ( $V_{IT+(OV)}$ ) is 0.832 V. Using 公式 4, the monitored overvoltage threshold ( $V_{MON+}$ ) = 2.08 V when  $V_{SENSE} = V_{IT+(OV)}$ . If a wider tolerance threshold is desired, use a device variant shown on 表 6 to determine what device part number matches your application.

$$V_{SENSE} = V_{MON} \times (R_2 \div (R_1 + R_2)) \tag{4}$$

There are inaccuracies that must be taken into consideration while adjusting voltage thresholds. Aside from the tolerance of the resistor divider, there is an internal resistance of the SENSE pin that may affect the accuracy of the resistor divider. Although expected to be very high impedance, users are recommended to calculate the values for design specifications. The internal sense resistance ( $R_{SENSE}$ ) can be calculated by the sense voltage ( $V_{SENSE}$ ) divided by the sense current ( $I_{SENSE}$ ) as shown in 公式 6.  $V_{SENSE}$  can be calculated using 公式 4 depending on the resistor divider and monitored voltage.  $I_{SENSE}$  can be calculated using 公式 5.

$$I_{SENSE} = (V_{MON} - V_{SENSE}) \div R_1 - (V_{SENSE} \div R_2) \tag{5}$$

$$R_{SENSE} = V_{SENSE} \div I_{SENSE} \tag{6}$$




图 23. Adjustable Voltage Threshold with External Resistor Dividers

Although 公式 4 solves for  $V_{SENSE}$ , inaccuracies for leakage need to be taken into consideration when understanding the overall threshold accuracy of the device. To calculate the threshold with this inaccuracy taken into account, use 公式 7

$$V_{IT\_Actual} = V_{SENSE} + R_1 \times ((V_{SENSE} \div R_2) + I_{SENSE}) \tag{7}$$

To calculate the worst case values through the resistor divider,  $I_{SENSE}$  should be taken from the [Electrical Characteristics](#) table. While these equations provide a summary of what you need to correctly account for factors that go into determining your resistor divider with inaccuracy, you should use the Application Report [Optimizing Resistor Dividers at a Comparator Input](#) to further understand this and to design your implementation. This report explains how to optimize the resistor divider at the SENSE input for an adjustable voltage threshold version of the device. You should follow this Application Report using 0.8 V as the  $V_{REF}$  value for the TPS3870-Q1.

### 9.1.5 Immunity to SENSE Pin Voltage Transients

The TPS3870-Q1 is immune to short voltage transient spikes on the input pins. Sensitivity to transients depends on both transient duration and overdrive (amplitude) of the transient.

Overdrive is defined by how much the  $V_{SENSE}$  exceeds the specified threshold, and is important to know because the smaller the overdrive, the slower the response of the outputs ( $\overline{RESET}$ ). Threshold overdrive is calculated as a percent of the threshold in question, as shown in 公式 8:

$$\text{Overdrive \%} = | (V_{SENSE} - (V_{IT+(OV)})) / V_{IT} (\text{Nominal}) \times 100\% |$$

where:

- $V_{SENSE}$  is the voltage at the SENSE pin
- $V_{IT} (\text{Nominal})$  is the nominal threshold voltage
- $V_{IT+(OV)}$  represents the actual overvoltage tripping voltage (8)

#### 9.1.5.1 Hysteresis

The overvoltage comparator includes built-in hysteresis that provides noise immunity and ensures stable operation. For example if the voltage on the SENSE pin goes above  $V_{IT+(OV)}$  and  $\overline{RESET}$  is asserted (driven low), then when the voltage on the SENSE pin is below the positive threshold voltage,  $\overline{RESET}$  deasserts after the user-defined RESET delay time. Figure 图 24 shows the relation between  $V_{IT+(OV)}$  and hysteresis voltage ( $V_{HYS}$ ).




图 24. SENSE Pin Hysteresis

## 9.2 Typical Application

### 9.2.1 Design 1: $\overline{\text{RESET}}$ Latch Mode

Another typical application for the TPS3870-Q1 is shown in 图 25. The TPS3870-Q1 is used in a  $\overline{\text{RESET}}$  latch output mode. In latch mode, once  $\overline{\text{RESET}}$  driven logic low, it will stay low regardless of the sense voltage. If the  $\overline{\text{RESET}}$  pin is low on start up, it will also stay low regardless of sense voltage.




图 25. Window Voltage Monitoring with  $\overline{\text{RESET}}$  Latch

#### 9.2.1.1 Design Requirements


表 5. Design Parameters

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Monitored Rail	1.2- $V_{\text{CORE}}$ nominal, with alerts if outside of 5% of 1.2 V (including device accuracy), Latch when $\overline{\text{RESET}}$ is low, until voltage is applied on CT pin.	Worst case $V_{\text{IT+(OV)}} = 1.256 \text{ V}$ (4.7%),
Output logic voltage	5-V CMOS	5-V CMOS
Maximum device current consumption	15 $\mu\text{A}$	4.5 $\mu\text{A}$ (Typ), 7 $\mu\text{A}$ (Max)

#### 9.2.1.2 Detailed Design Procedure


The  $\overline{\text{RESET}}$  pin can be latched when the CT pin is connected to a common ground with a pull-down resistor. A 10 k $\Omega$  resistor is recommended to limit current consumption. To unlatch the device provide a voltage to the CT pin that is greater than the CT pin comparator threshold voltage,  $V_{\text{CT}}$ . A voltage greater than 1.15 V to recommended to ensure a proper unlatch. Use a series resistance to limit current when an unlatch voltage is applied. To go back into latch operation, disconnect the voltage on the CT pin. The  $\overline{\text{RESET}}$  pin will trigger high instantaneously without any reset delay.

9.2.1.3 Application Curves




$V_{SENSE}$  ramp from 0 V to 1.4V,  $V_{DD} = 3.3$  V,  $V_{CT} = 0$  V  
 $V_{RESET} = V_{DD} = 3.3$  V

图 26. TPS3870-Q1 SENSE Ramp Latch Function



$V_{CT}$  biased at least to 1.15 V,  $V_{SENSE} = 1.2$  V  
 $V_{RESET} = V_{DD} = 3.3$  V

图 27. TPS3870-Q1 CT Bias Unlatch Function



$V_{DD}$  ramp up from 0 V to 3.3 V,  $V_{SENSE} = 1.2$  V,  $CT = 0$  V  
 $V_{RESET} = V_{DD} = 3.3$  V

图 28. TPS3870-Q1 VDD Ramp Latch Function

## 10 Power Supply Recommendations

### 10.1 Power Supply Guidelines

This device is designed to operate from an input supply with a voltage range between 1.7 V to 5.5 V. It has a 6-V absolute maximum rating on the VDD pin. It is good analog practice to place a 0.1- $\mu$ F to 1- $\mu$ F capacitor between the VDD pin and the GND pin depending on the input voltage supply noise. If the voltage supply providing power to VDD is susceptible to any large voltage transient that exceed maximum specifications, additional precautions must be taken. See [SNVA849](#) for more information.

## 11 Layout

### 11.1 Layout Guidelines

- Place the external components as close to the device as possible. This configuration prevents parasitic errors from occurring.
- Avoid using long traces for the VDD supply node. The VDD capacitor, along with parasitic inductance from the supply to the capacitor, can form an LC circuit and create ringing with peak voltages above the maximum VDD voltage.
- Avoid using long traces of voltage to the sense pin. Long traces increase parasitic inductance and cause inaccurate monitoring and diagnostics.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when absolutely necessary.

### 11.2 Layout Example




图 29. Recommended Layout

## 12 器件和文档支持

### 12.1 器件命名规则

表 6 显示了如何根据器件型号来解译器件的功能。

表 6. 器件命名约定

说明		命名规则	值
		TPS3870	TPS3870
延时时间选项：每个器件都有两个固定延时时间，而且可以通过外部电容器器件型号来调节延迟选项	仅 OV	J	CT 引脚断开 = 10ms, CT 引脚连接到 VDD = 200ms 可使用外部电容器对 CT 进行编程
		K	CT 引脚断开 = 1ms, CT 引脚连接到 VDD = 20ms 可使用外部电容器对 CT 进行编程
		L	CT 引脚断开 = 5ms, CT 引脚连接到 VDD = 100ms 可使用外部电容器对 CT 进行编程
		M	CT 引脚断开 = 50 $\mu$ s, CT 引脚连接到 VDD = 50 $\mu$ s 无法对 CT 进行编程
容差选项：触发电压或以上阈值电压百分比形式表示的阈值电压		3	来自标称值的过压阈值 = OV: 3%
		4	来自标称值的过压阈值 = OV: 4%
		5	来自标称值的过压阈值 = OV: 5%
		6	来自标称值的过压阈值 = OV: 6%
		7	来自标称值的过压阈值 = OV: 7%
标称监控器阈值电压选项		050	0.50V
		055	0.55V
		060	0.60V
		065	0.65V
		070	0.70V
		075	0.75V
		080	0.80V
		085	0.85V
		090	0.90V
		095	0.95V
		100	1.00V
		105	1.05V
		110	1.10V
		115	1.15V
		120	1.20V
		125	1.25V
		130	1.30V
		150	1.50V
		180	1.80V
		250	2.50V
	280	2.80V	
	290	2.90V	
	330	3.30V	
	500	5.00V	
封装		DSE	WSON - 6 引脚 (1.5mm x 1.5mm)
卷带		R	大卷带
汽车版本		Q1	Q100 AEC

## 12.2 文档支持

### 12.2.1 评估模块

评估模块 (EVM) 可与 TPS3870-Q1 配套使用，帮助评估初始电路性能。适用于 TPS3703-Q1 的 EVM 可用于对 TPS3870-Q1 仅进行过压评估。TPS3703-Q1 评估模块（以及[相关的用户指南](#)）可在德州仪器 (TI) 网站上的产品文件夹中获取，也可直接从 TI 网上商店购买。

### 12.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。单击右上角的[通知我进行注册](#)，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 12.4 支持资源

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 12.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3870J4080DSERQ1	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	H5	<a href="#">Samples</a>
TPS3870J4330DSERQ1	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	H4	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.




(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





4220552/B 01/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.




# EXAMPLE STENCIL DESIGN

DSE0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:40X

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024，德州仪器 (TI) 公司