N 通道 NexFET™ 功率金属氧化物半导体场效应晶体管 (MOSFET)

查询样品: CSD16342Q5A

特性

- 针对 **5V** 栅极驱动而优化
- **V_{GS} = 2.5V** 时的额定电阻值
- 超低栅极电荷 **(Qg)** 和栅漏电荷 **(Qgd)**
- 低热电阻
- 额定雪崩能量
- 无铅端子封装
- 符合 **RoHS** 标准
- 无卤素
- 无引线小外形尺寸 **(SON) 5mm x 6mm** 塑料封装

应用范围

- 用于网络，电信和计算系统的负载点同步降压转换器
- 针对控制或者同步场效应晶体管 **(FET)** 应用进行了优化

说明

此 NexFET™ 功率 MOSFET 的设计大大减少了功率转换中的损失并针对 5V 栅极应用进行了优化。

产品概述

V_{DS}	漏源电压	25		V
Q_g	栅极电荷总量 (4.5V)	6.8		nC
Q_{gd}	栅漏栅极电荷	1.2		nC
R_{DS}（接通）	漏源导通电阻	V_{GS} = 2.5V	6.1	mΩ
		V_{GS} = 4.5V	4.3	mΩ
		V_{GS} = 8V	3.8	mΩ
V_{th}	阀值电压	0.85		V

订购信息

器件	封装	介质	数量	出货
CSD16342Q5A	SON 5 × 6 塑料封装	13 英寸卷带	2500	卷带封装

最大绝对额定值

除非额外注明，否则 T_A = 25°C		值	单位
V_{DS}	漏源电压	25	V
V_{GS}	栅源电压	+10 / –8	V
I_D	持续漏极电流，T_C = 25°C	100	A
	持续漏极电流(1)	21	A
I_{DM}	脉冲漏极电流，T_A = 25°C(2)	131	A
P_D	功率耗散(1)	3	W
T_J, T_{STG}	运行结温和储存温度范围	–55 至 150	°C
E_{AS}	雪崩能量，单一脉冲 I_D = 40A，L = 0.1mH，R_G = 25Ω	80	mJ

(1) 在 1 in^2 2 盎司纯铜 (Cu) (2 oz.) 且厚度为 0.060" 的环氧板 (FR4) 印刷电路板 (PCB) 上，$R_{\theta JA}$ = 40°C/W （典型值）。

(2) 脉宽 ≤300μs，占空比 ≤2%

顶视图



R_{DS}（接通） 对 V_{GS}



栅极电荷



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static Characteristics						
BV_{DSS}	Drain to Source Voltage	V_{GS} = 0V, I_{DS} = 250µA	25			V
I_{DSS}	Drain to Source Leakage Current	V_{GS} = 0V, V_{DS} = 20V			1	µA
I_{GSS}	Gate to Source Leakage Current	V_{DS} = 0V, V_{GS} = +10/-8V			100	nA
$V_{GS(th)}$	Gate to Source Threshold Voltage	V_{DS} = V_{GS}, I_{DS} = 250µA	0.6	0.85	1.1	V
$R_{DS(on)}$	Drain to Source On Resistance	V_{GS} = 2.5V, I_{DS} = 20A		6.1	7.8	mΩ
		V_{GS} = 4.5V, I_{DS} = 20A		4.3	5.5	mΩ
		V_{GS} = 8V, I_{DS} = 20A		3.8	4.7	mΩ
g_{fs}	Transconductance	V_{DS} = 15V, I_{DS} = 20A		91		S
Dynamic Characteristics						
C_{ISS}	Input Capacitance	V_{GS} = 0V, V_{DS} = 12.5V, f = 1MHz		1050	1350	pF
C_{OSS}	Output Capacitance			730	950	pF
C_{RSS}	Reverse Transfer Capacitance			53	69	pF
R_g	Series Gate Resistance			1.5	3	Ω
Q_g	Gate Charge Total (4.5V)	V_{DS} = 12.5V, I_D = 20A		6.8	7.1	nC
Q_{gd}	Gate Charge Gate to Drain			0.9		nC
Q_{gs}	Gate Charge Gate to Source			1.9		nC
Qg(th)	Gate Charge at Vth			1.2		nC
Q_{OSS}	Output Charge	V_{DS} = 13V, V_{GS} = 0V		13.7		nC
$t_{d(on)}$	Turn On Delay Time	V_{DS} = 12.5V, V_{GS} = 4.5V I_D = 20A R_G = 2Ω		5.2		ns
t_r	Rise Time			16.6		ns
$t_{d(off)}$	Turn Off Delay Time			13.4		ns
t_f	Fall Time			3.1		ns
Diode Characteristics						
V_{SD}	Diode Forward Voltage	I_S = 20A, V_{GS} = 0V		0.8	1	V
Q_{rr}	Reverse Recovery Charge	V_{DD} = 13V, I_F = 20A, di/dt = 300A/µs		14.5		nC
t_{rr}	Reverse Recovery Time			20		ns

THERMAL CHARACTERISTICS

(T_A = 25°C unless otherwise stated)

PARAMETER		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal Resistance Junction to Case(1)			1.2	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient(1)(2)			50	°C/W

(1) $R_{\theta JC}$ is determined with the device mounted on a 1-inch^2 (6.45-cm^2), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inch × 1.5-inch (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by the user's board design.
(2) Device mounted on FR4 material with 1-inch^2 (6.45-cm^2), 2-oz. (0.071-mm thick) Cu.



Max $R_{\theta JA}$ = 50°C/W when mounted on 1 inch^2 of 2 oz. Cu.



Max $R_{\theta JA}$ = 123°C/W when mounted on minimum pad area of 2 oz. Cu.

TYPICAL MOSFET CHARACTERISTICS

(T_A = 25°C unless otherwise stated)



Figure 1. Transient Thermal Impedance

TYPICAL MOSFET CHARACTERISTICS (continued)

(T_A = 25°C unless otherwise stated)



Figure 2. Saturation Characteristics



Figure 3. Transfer Characteristics



Figure 4. Gate Charge



Figure 5. Capacitance



Figure 6. Threshold Voltage vs. Temperature



Figure 7. On Resistance vs. Gate Voltage

TYPICAL MOSFET CHARACTERISTICS (continued)

(T_A = 25°C unless otherwise stated)



Figure 8. Normalized On Resistance vs. Temperature



Figure 9. Typical Diode Forward Voltage



Figure 10. Maximum Safe Operating Area



Figure 11. Single Pulse Unclamped Inductive Switching



Figure 12. Maximum Drain Current vs. Temperature

MECHANICAL DATA

Q5A Package Dimensions



Top View **Side View** **Bottom View**

Front View

M0135-01

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.90	1.00	1.10	0.037	0.039	0.043
b	0.33	0.41	0.51	0.000	0.000	0.002
c	0.20	0.25	0.34	0.011	0.013	0.016
D1	4.80	4.90	5.00	0.006	0.008	0.010
D2	3.61	3.81	4.02	0.126	0.130	0.134
E	5.90	6.00	6.10	–	–	–
E1	5.70	5.75	5.80	0.065	0.069	0.071
E2	3.38	3.58	3.78	0.126	0.130	0.134
e	1.17	1.27	1.37	–	–	–
H	0.41	0.56	0.71	0.093	0.096	0.100
K		1.10				
L	0.51	0.61	0.71	0.014	0.018	0.022
L1	0.06	0.13	0.20	0.014	0.018	0.022
θ	0°		12°	–	–	–
θ	–	–	–	–	–	–

Recommended PCB Pattern



For recommended circuit layout for PCB designs, see application note SLPA005 – *Reducing Ringing Through PCB Layout Techniques*.

Stencil Recommendation



NOTE: Dimensions are in mm (inches).

Q5A Tape and Reel Information



A0 = 6.50 ±0.10
B0 = 5.30 ±0.10
K0 = 1.40 ±0.10

M0138-01

NOTES: 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
2. Camber not to exceed 1mm in 100mm, noncumulative over 250mm
3. Material: black static-dissipative polystyrene
4. All dimensions are in mm (unless otherwise specified)
5. A0 and B0 measured on a plane 0.3mm above the bottom of the pocket

REVISION HISTORY

Changes from Original (February 2012) to Revision A	Page
• 将器件状态从：产品预览改为：生产	1

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD16342Q5A	ACTIVE	VSONP	DQJ	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD16342	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD16342Q5A	VSONP	DQJ	8	2500	330.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD16342Q5A	VSONP	DQJ	8	2500	340.0	340.0	38.0



PACKAGE OUTLINE

DQJ0008A

VSONP - 1.1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
4. Metalized features are supplier options and may not be on the package.
5. All dimensions do not include mold flash or protrusions.



LAND PATTERN EXAMPLE
SOLDER MASK DEFINED
SCALE: 15X



SOLDER MASK DETAILS

4218866/B 12/2024

NOTES: (continued)

6. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
7. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DQJ0008A

VSONP - 1.1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD:
70% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE: 15X

4218866/B 12/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265