


LM837 Low Noise Quad Operational Amplifier

Check for Samples: LM837

FEATURES

- High Slew Rate 10 V/µs (typ); 8 V/µs (min) ٠
- Wide Gain Bandwidth Product 25 MHz (typ); 15 MHz (min)
- Power Bandwidth 200 kHz (typ)
- High Output Current ±40 mA
- Excellent Output Drive Performance >600Ω
- Low Input Noise Voltage 4.5 nV/VHz
- Low Total Harmonic Distortion 0.0015%
- Low Offset Voltage 0.3 mV

Schematic and Connection Diagrams



DESCRIPTION

The LM837 is a guad operational amplifier designed for low noise, high speed and wide bandwidth performance. It has a new type of output stage which can drive a 600Ω load, making it ideal for almost all digital audio, graphic equalizer, preamplifiers, and professional audio applications. Its high performance characteristics also make it suitable for instrumentation applications where low noise is the key consideration.

The LM837 is internally compensated for unity gain operation. It is pin compatible with most other standard guad op amps and can therefore be used to upgrade existing systems with little or no change.




Figure 1. PDIP Package **Top View** See Package Number D0014A or NFF0014A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

Supply Voltage, V _{CC} /V _{EE}	±18V
Differential Input Voltage, V _{ID} ⁽³⁾	±30V
Common Mode Input Voltage, V _{IC} ⁽³⁾	±15V
Power Dissipation, P _D ⁽⁴⁾	1.2W (N) 830 mW (M)
Operating Temperature Range, T _{OPR}	-40°C to +85°C
Storage Temperature Range, T _{STG}	−60°C to +150°C
Soldering Information PDIP Package Soldering (10 seconds)	260°C
SOIC Package Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
ESD rating to be determined.	· · · · · · · · · · · · · · · · · · ·
See http://www.ti.com for other methods of soldering surface mount device	S.

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not specified for parameters where no limit is given, however, the typical value is a good indication of device performance.

- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Unless otherwise specified the absolute maximum input voltage is equal to the power supply voltage.
- (4) For operation at ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance, junction to ambient, as follows: LM837N, 90°C/W; LM837M, 150°C/W.

DC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C, V_S = \pm 15V$

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OS}	Input Offset Voltage	$R_{S} = 50\Omega$		0.3	5	mV
l _{os}	Input Offset Current			10	200	nA
I _B	Input Bias Current			500	1000	nA
A _V	Large Signal Voltage Gain	$R_L = 2 k\Omega$, $V_{OUT} = \pm 10V$	90	110		dB
V _{OM}	Output Voltage Swing	$R_L = 2 k\Omega$	±12	±13.5		V
-		$R_L = 600\Omega$	±10	±12.5		V
V _{CM}	Common Mode Input Voltage		±12	±14.0		V
CMRR	Common Mode Rejection Ratio	$V_{IN} = \pm 12V$	80	100		dB
PSRR	Power Supply Rejection Ratio	V _S = 15 ~ 5, −15 ~ −5	80	100		dB
I _S	Power Supply Current	R _L = ∞, Four Amps		10	15	mA

AC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C, V_S = \pm 15V$

Symbol	Parameter	Condition	Min	Тур	Мах	Units
SR	Slew Rate	$R_L = 600\Omega$	8	10		V/µs
GBW	Gain Bandwidth Product	$f = 100 \text{ kHz}, R_L = 600\Omega$	15	25		MHz

DESIGN ELECTRICAL CHARACTERISTICS

 $T_{A} = 25^{\circ}C$. $V_{S} = \pm 15V$ ⁽¹⁾


Symbol	Parameter	Condition	Min	Тур	Max	Units
PBW	Power Bandwidth	$V_{O} = 25 V_{P-P}, R_{L} = 600\Omega,$ THD < 1%		200		kHz
e _{n1}	Equivalent Input Noise Voltage	JIS A, R _S = 100Ω		0.5		μV
e _{n2}	Equivalent Input Noise Voltage	f = 1 kHz		4.5		nV/ √Hz
i _n	Equivalent Input Noise Current	f = 1 kHz		0.7		pA/ √Hz
THD	Total Harmonic Distortion	$\begin{array}{l} A_{V} = 1, V_{OUT} = 3 \; Vrms, \\ f = 20 \sim 20 \; kHz, R_{L} = 600\Omega \end{array}$		0.0015		%
f _U	Zero Cross Frequency	Open Loop		12		MHz
φ _m	Phase Margin	Open Loop		45		deg
	Input-Referred Crosstalk	f = 20 ~ 20 kHz		-120		dB
ΔV _{OS} /Δ T	Average TC of Input Offset Voltage			2		µV/°C

(1) The following parameters are not tested or ensured.

Texas Instruments


SNOSBZ6C - MAY 1999-REVISED MARCH 2013


www.ti.com













SNOSBZ6C - MAY 1999-REVISED MARCH 2013




6





SNOSBZ6C - MAY 1999 - REVISED MARCH 2013







Figure 22.



TYPICAL PERFORMANCE CHARACTERISTICS (continued) Open Loop Gain &






Figure 21.





Current Limit $T_A = 25^{\circ}C, V_S = \pm 15V, R_L = 100\Omega, A_V = 1$





Figure 25.




SNOSBZ6C - MAY 1999 - REVISED MARCH 2013





TIME (1 μs / DIV) Figure 26.



TIME (1 μs / DIV) Figure 27. SNOSBZ6C-MAY 1999-REVISED MARCH 2013

10

REVISION HISTORY

Cł	nanges from Revision B (March 2013) to Revision C P	age
•	Changed layout of National Data Sheet to TI format	5



www.ti.com





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM837MX/NOPB	ACTIVE	SOIC	D	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LM837M	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



LM837MX/NOPB

www.ti.com

TAPE AND REEL INFORMATION





A0

(mm)

6.5

W1 (mm)

16.4

B0

(mm)

9.35

K0

(mm)

2.3

P1

(mm)

8.0

w

(mm)

16.0

Pin1

Quadrant

Q1

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



(mm)

330.0

*All dimensions are nominal					
Device	Package Type	Package Drawing		Reel Diameter	Reel Width

D

14

2500

SOIC



PACKAGE MATERIALS INFORMATION

25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM837MX/NOPB	SOIC	D	14	2500	356.0	356.0	35.0

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated