

## SN65HVD3x 3.3V 全双工 RS-485 驱动器和接收器

### 1 特性

- 可提供 1/8 单位负载选项 (总线上多达 256 个节点)
- 总线引脚 ESD 保护超过 15kV HBM
- 针对 1Mbps、5Mbps 和 26Mbps 信号传输速率的可选驱动器输出转换时间
  - 线路信号传输速率是每秒进行电压转换的次数，以单位 bps (每秒位数) 来表示
- 低电流待机模式： $< 1 \mu\text{A}$
- 用于热插拔应用的无干扰上电和断电保护
- 5V 耐压输入
- 总线空闲、开路和短路失效防护
- 驱动器电流限制和热关断
- 设计用于 RS-422 和 RS-485 网络
- 提供 5V 器件，SN65HVD50-55

### 2 应用

- 公用事业计量表
- DTE 和 DCE 接口
- 工业、工艺和楼宇自动化
- 销售点 (POS) 引脚和网络

### 3 说明

SN65HVD3x 器件是采用 3.3V 电源供电的三态差分线路驱动器和差分输入线路接收器。

每个驱动器和接收器都具有用于全双工总线通信设计的独立输入和输出引脚。这些器件专为通过长达 1500 米的电缆进行 RS-422 和 RS-485 数据传输而设计。

SN65HVD30、SN65HVD31 和 SN65HVD32 器件均完全启用，无需外部的使能引脚。


SN65HVD33、SN65HVD34 和 SN65HVD35 器件均具有高电平有效的驱动器使能端和低电平有效的接收器使能端。禁用驱动器和接收器后可获得低于  $1 \mu\text{A}$  的低待机电流。

所有器件的额定环境温度范围均为  $-40^{\circ}\text{C}$  至  $85^{\circ}\text{C}$ 。低功耗允许在高达  $105^{\circ}\text{C}$  或  $125^{\circ}\text{C}$  的温度下运行，具体取决于封装选项。

#### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 (标称值)
SN65HVD30	SOIC (8)	4.90mm × 3.91mm
SN65HVD31		
SN65HVD32		
SN65HVD33	SOIC (14)	8.65mm × 3.91mm
	VQFN (20)	4.50mm × 3.50mm
SN65HVD34	SOIC (14)	8.65mm × 3.91mm
SN65HVD35		

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



Copyright © 2017, Texas Instruments Incorporated

典型应用原理图



## Table of Contents

<b>1 特性</b> .....	<b>1</b>	<b>Parameter Measurement Information</b> .....	<b>16</b>
<b>2 应用</b> .....	<b>1</b>	<b>8 Detailed Description</b> .....	<b>20</b>
<b>3 说明</b> .....	<b>1</b>	8.1 Overview.....	20
<b>4 Revision History</b> .....	<b>2</b>	8.2 Functional Block Diagram.....	20
<b>5 Device Comparison</b> .....	<b>4</b>	8.3 Feature Description.....	20
<b>6 Pin Configuration and Functions</b> .....	<b>4</b>	8.4 Device Functional Modes.....	24
<b>7 Specifications</b> .....	<b>7</b>	<b>9 Application and Implementation</b> .....	<b>26</b>
7.1 Absolute Maximum Ratings.....	7	9.1 Application Information.....	26
7.2 ESD Ratings.....	7	9.2 Typical Application.....	26
7.3 Recommended Operating Conditions.....	8	9.3 Power Supply Recommendations.....	30
7.4 Thermal Information.....	8	9.4 Layout.....	30
7.5 Electrical Characteristics: Driver.....	9	<b>10 Device and Documentation Support</b> .....	<b>31</b>
7.6 Electrical Characteristics: Receiver.....	10	10.1 接收文档更新通知.....	31
7.7 Device Power Dissipation - $P_D$ .....	10	10.2 支持资源.....	31
7.8 Supply Current Characteristics.....	11	10.3 Trademarks.....	31
7.9 Switching Characteristics: Driver.....	11	10.4 静电放电警告.....	31
7.10 Switching Characteristics: Receiver.....	12	10.5 术语表.....	31
7.11 Dissipation Ratings.....	13	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	<b>31</b>
7.12 Typical Characteristics.....	13		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision L (January 2017) to Revision M (February 2023)</b> .....	<b>Page</b>
• Changed the D package values the <i>Thermal Information</i> .....	8
<b>Changes from Revision K (October 2015) to Revision L (January 2017)</b> .....	<b>Page</b>
• Changed text From: "defaults to Y high and Z low" To: "defaults to Y low and Z high" in the <i>Low-Power Standby Mode</i> section.....	20
<b>Changes from Revision J (July 2015) to Revision K (October 2015)</b> .....	<b>Page</b>
• 更改了“器件信息”表中的器件列表以匹配 <i>封装选项附录</i> 列表.....	1
• Changed device listing in the <i>Pinout Configuration</i> section to match the <i>Package Option Addendum</i> listing.....	4
• Changed device listing in the Thermal Information table to match the <i>Package Option Addendum</i> listing.....	8
<b>Changes from Revision I (April 2010) to Revision J (July 2015)</b> .....	<b>Page</b>
• 添加了 <i>引脚配置和功能</i> 部分、 <i>ESD</i> 等级表、 <i>特性说明</i> 部分、 <i>器件功能模式</i> 、 <i>应用和实现</i> 部分、 <i>电源相关建议</i> 部分、 <i>布局</i> 部分、 <i>器件和文档支持</i> 部分以及 <i>机械、封装和可订购信息</i> 部分.....	1
<b>Changes from Revision H (May 2009) to Revision I (April 2010)</b> .....	<b>Page</b>
• 更改了 <i>说明</i> 中第3个句子的措辞.....	1
• Changed the labels in the <i>SN65HVD3x Drivers Operate Correctly After Bus Contention Faults</i> image.....	22
<b>Changes from Revision G (December 2008) to Revision H (May 2009)</b> .....	<b>Page</b>
• Added explanatory notes for pin 6 and pin 13 to the 14-Pin SOIC.....	4
• Added explanatory notes for pin 1 and pin 10 to the 20-Pin VQFN.....	4

• Added Supply current typical value of 3.8 mA for SN65HVD31, SN65HVD3 in the <i>Supply Current Characteristics</i> table.....	11
• Changed characteristic graph for <a href="#">图 7-6</a> .....	13
• Changed characteristic graph for <a href="#">图 7-7</a> .....	13
• Added subsection <i>Safe Operation With Bus Contention</i> .....	22

---

**Changes from Revision F (July 2008) to Revision G (December 2008) Page**

• 将“提供 5V 器件，SN65HVD50-59”更改为“提供 5V 器件，SN65HVD50-55”（位置： <i>特性</i> ）.....	1
• 从说明中删除了 SN65HVD36 和 SN65HVD37.....	1
• 从说明中删除了 SN65HVD38 和 SN65HVD39.....	1
• 删除了说明的最后 2 段.....	1
• Deleted SN65HVD36, SN65HVD37 from the 8-Pin SOIC.....	4
• Deleted SN65HVD36, SN65HVD37 from the the 14-Pin SOIC.....	4
• Deleted devices SN65HVD36, SN65HVD38 from the <i>Recommended Operating Conditions</i> .....	8
• Deleted devices SN65HVD37, SN65HVD39 from the <i>Recommended Operating Conditions</i> .....	8
• Deleted all HVD36, HVD38, HVD37, HVD39 from the <i>Electrical Characteristics: Driver</i> table.....	9
• Added added last sentence to note 4 in the <i>Electrical Characteristics: Driver</i> table.....	9
• Deleted all HVD36, HVD38, HVD37, HVD39 from the <i>Electrical Characteristics: Receiver</i> table.....	10
• Deleted all HVD36, HVD38, HVD37, HVD39 rows from the <i>Supply Current Characteristics</i> table.....	11
• Deleted all HVD36, HVD38, HVD37, HVD39 from the <i>Switching Characteristics: Driver</i> table.....	11
• Deleted HVD36, HVD38, HVD37, and HVD39 from the <i>Switching Characteristics: Receiver</i> table.....	11
• Deleted <i>Receiver Equalization Characteristics</i> table.....	13
• Added subsection <i>Driver Output Current Limiting</i> .....	21
• Added subsection <i>Hot-Plugging</i> .....	21
• Added subsection <i>Receiver Failsafe</i> .....	22
• Deleted SN65HVD38 and SN65HVD39 from <a href="#">表 8-1</a> title.....	24
• Deleted SN65HVD38 and SN65HVD39 from <a href="#">表 8-2</a> title.....	24
• Deleted SN65HVD36 and SN65HVD37 from <a href="#">表 8-3</a> title.....	24
• Deleted SN65HVD36 and SN65HVD37 from <a href="#">表 8-4</a> title.....	24
• Deleted SN65HVD36 and SN65HVD37 from first row of <a href="#">表 8-5</a> .....	24
• Deleted SN65HVD37, SN65HVD38 and SN65HVD39 from second row of <a href="#">表 8-5</a> .....	24

---

**Changes from Revision E (March 2008) to Revision F (July 2008) Page**

• 将“符合或超出 ANSI TIA/EIA-485-A 的要求并兼容 RS-422”更改为 <i>特性</i> 中的“专为 RS-422 和 RS-485 网络而设计” .....	1
• Added Table Note 4 in the <i>Electrical Characteristics: Driver</i> table.....	9

---

**Changes from Revision D (January 2008) to Revision E (March 2008) Page**

• 更正了“温度”的英文拼写.....	1
---------------------	---

## 5 Device Comparison

表 5-1. Device Features

BASE PART NUMBER	SIGNALING RATE	UNIT LOADS	ENABLES
SN65HVD30	26 Mbps	1/2	No
SN65HVD31	5 Mbps	1/8	No
SN65HVD32	1 Mbps	1/8	No
SN65HVD33	26 Mbps	1/2	Yes
SN65HVD34	5 Mbps	1/8	Yes
SN65HVD35	1 Mbps	1/8	Yes

表 5-2. Improved Replacement for Devices

PART NUMBER	REPLACE WITH	BENEFITS
MAX3491 MAX3490	SN65HVD33 SN65HVD30	Better ESD protection (15 kV versus 2 kV, or not specified) Higher Signaling Rate (26 Mbps versus 10 Mbps) Fractional Unit Load (64 Nodes versus 32)
MAX3491E MAX3490E	SN65HVD33 SN65HVD30	Higher Signaling Rate (26 Mbps versus 12 Mbps) Fractional Unit Load (64 Nodes versus 32)
MAX3076E MAX3077E	SN65HVD33 SN65HVD30	Higher Signaling Rate (26 Mbps versus 16 Mbps) Lower Standby Current (1 $\mu$ A versus 10 $\mu$ A)
MAX3073E MAX3074E	SN65HVD34 SN65HVD31	Higher Signaling Rate (5 Mbps versus 500 kbps) Lower Standby Current (1 $\mu$ A versus 10 $\mu$ A)
MAX3070E MAX3071E	SN65HVD35 SN65HVD32	Higher Signaling Rate (1 Mbps versus 250 kbps) Lower Standby Current (1 $\mu$ A versus 10 $\mu$ A)

## 6 Pin Configuration and Functions






图 6-1. SN65HVD30, SN65HVD31, SN65HVD32, D Package 8-Pin SOIC Top View




NC - No internal connection  
 Pins 6 and 7 are connected together internally  
 Pins 13 and 14 are connected together internally



Copyright © 2017, Texas Instruments Incorporated

图 6-2. SN65HVD33, SN65HVD34, SN65HVD35 D Package 14-Pin SOIC Top View



NC - No internal connection  
 Pins 10 and 11 are connected together internally  
 Pins 1 and 20 are connected together internally

Copyright © 2017, Texas Instruments Incorporated

图 6-3. SN65HVD33 RHL Package 20-Pin VQFN Top View

表 6-1. Pin Functions

NAME	PIN			TYPE	DESCRIPTION
	D (8-Pins)	D (14-Pins)	RHL (20-Pins)		
A	8	12	18	Bus input	Receiver input (complementary to B)
B	7	11	17	Bus input	Receiver input (complementary to A)
D	3	5	7	Digital input	Driver data input
DE	—	4	6	Digital input	Driver enable, active high
GND	4	6, 7	10, 11	Reference potential	Local device ground
NC	—	1, 8	2, 5, 8, 9, 12, 13, 16, 19	No connect	No connect; must be left floating
R	2	2	3	Digital output	Receive data output
RE	—	3	4	Digital output	Receiver enable, active low
V <sub>CC</sub>	1	13, 14	1, 20	Supply	3-V to 3.6-V supply
Y	5	9	14	Bus output	Driver output (complementary to Z)
Z	6	10	15	Bus output	Driver output (complementary to Y)

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted<sup>(1) (2)</sup>

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	- 0.3	6	V
$V_{(A)}, V_{(B)}, V_{(Y)}, V_{(Z)}$	Voltage at any bus terminal (A, B, Y, Z)	- 9	14	V
$V_{(TRANS)}$	Voltage input, transient pulse through 100 $\Omega$ . See <a href="#">图 8-13</a> (A, B, Y, Z) <sup>(3)</sup>	- 50	50	V
$V_I$	Input voltage (D, DE, $\overline{RE}$ )	- 0.5	7	V
$I_O$	Output current (receiver output only, R)		11	mA
$T_{stg}$	Storage Temperature		125	$^{\circ}C$

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [# 7.3](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- (3) This tests survivability only and the output state of the receiver is not specified.

### 7.2 ESD Ratings

			VALUE	UNIT	
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	Bus pins and GND	$\pm 16000$	V
			All pins	$\pm 4000$	
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>			

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range unless otherwise noted

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3		3.6	V
V <sub>I</sub> or V <sub>IC</sub>	Voltage at any bus pin (separately or common mode)	- 7 <sup>(1)</sup>		12	V
1/t <sub>UI</sub>	Signaling rate	SN65HVD30, SN65HVD33		26	Mbps
		SN65HVD31, SN65HVD34		5	
		SN65HVD32, SN65HVD35		1	
R <sub>L</sub>	Differential load resistance	54	60		Ω
V <sub>IH</sub>	High-level input voltage	D, DE, RE		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage	D, DE, RE		0.8	V
V <sub>ID</sub>	Differential input voltage	- 12		12	V
I <sub>OH</sub>	High-level output current	Driver		- 60	mA
		Receiver		- 8	
I <sub>OL</sub>	Low-level output current	Driver		60	mA
		Receiver		8	
T <sub>J</sub>	Junction temperature	- 40		150	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN65HVD30, SN65HVD31, SN65HVD32	SN65HVD33, SN65HVD34, SN65HVD35	SN65HVD33	UNIT
		D (SOIC)	D (SOIC)	RHL (VQFN)	
		8 PINS	14 PINS	20 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	116.7	93.2	73	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	56.3	47.5	14	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	63.4	49.4	13.7	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	8.8	11.2	0.5	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	62.6	48.9	13.7	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	—	2.8	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.



## 7.5 Electrical Characteristics: Driver

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{I(K)}$	Input clamp voltage	$I_I = -18 \text{ mA}$	-1.5			V
$ V_{OD(SS)} $	Steady-state differential output voltage	$I_O = 0$	2.5		$V_{CC}$	V
		$R_L = 54 \Omega$ , See <a href="#">图 8-2</a> (RS-485)	1.5	2		
		$R_L = 100 \Omega$ , See <a href="#">图 8-2</a> , <sup>(2)</sup> (RS-422)	2	2.3		
		$V_{test} = -7 \text{ V to } 12 \text{ V}$ , See <a href="#">图 8-3</a>	1.5			
$\Delta  V_{OD(SS)} $	Change in magnitude of steady-state differential output voltage between states	$R_L = 54 \Omega$ , See <a href="#">图 8-2</a> and <a href="#">图 8-3</a>	-0.2		0.2	V
$V_{OD(RING)}$	Differential Output Voltage overshoot and undershoot	$R_L = 54 \Omega$ , $C_L = 50 \text{ pF}$ , See <a href="#">图 8-6</a> and <a href="#">图 8-4</a>			10% <sup>(3)</sup>	V
$V_{OC(PP)}$	Peak-to-peak common-mode output voltage	SN65HVD30, SN65HVD33	See <a href="#">图 8-5</a>		0.5	V
		SN65HVD31, SN65HVD34, SN65HVD32, SN65HVD35	See <a href="#">图 8-5</a>		0.25	
$V_{OC(SS)}$	Steady-state common-mode output voltage	See <a href="#">图 8-5</a>	1.6		2.3	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage	See <a href="#">图 8-5</a>	-0.05		0.05	V
$I_{Z(Z)}$ or $I_{Y(Z)}$	High-impedance state output current	SN65HVD30, SN65HVD31, SN65HVD32	$V_{CC} = 0 \text{ V}$ , $V_Z$ or $V_Y = 12 \text{ V}$ , Other input at 0 V		90	$\mu\text{A}$
			$V_{CC} = 0 \text{ V}$ , $V_Z$ or $V_Y = -7 \text{ V}$ , Other input at 0 V	-10		
		SN65HVD33, SN65HVD34, SN65HVD35	$V_{CC} = 3 \text{ V or } 0 \text{ V}$ , $DE = 0 \text{ V}$ , $V_Z$ or $V_Y = 12 \text{ V}$ , Other input at 0 V		90	
			$V_{CC} = 3 \text{ V or } 0 \text{ V}$ , $DE = 0 \text{ V}$ , $V_Z$ or $V_Y = -7 \text{ V}$ , Other input at 0 V	-10		
$I_{Z(S)}$ or $I_{Y(S)}$	Short Circuit output current <sup>(4)</sup>	$V_Z$ or $V_Y = -7 \text{ V}$ , Other input at 0 V	-250		250	mA
		$V_Z$ or $V_Y = 12 \text{ V}$ , Other input at 0 V	-250		250	
$I_I$	Input current	D, DE	0		100	$\mu\text{A}$
$C_{(OD)}$	Differential output capacitance	$V_{OD} = 0.4 \sin(4E6 \pi t) + 0.5 \text{ V}$ , DE at 0 V		16		pF

(1) All typical values are at 25°C and with a 3.3-V supply.

(2)  $V_{CC}$  is 3.3  $V_{DC} \pm 5\%$ .

(3) 10% of the peak-to-peak differential output voltage swing, per TIA/EIA-485.

(4) Under some conditions of short-circuit to negative voltages, output currents exceeding the ANSI TIA/EIA-485-A maximum current of 250 mA may occur. Continuous exposure can affect device reliability. This applies to the SN65HVD30, SN65HVD31, SN65HVD33, and SN65HVD34.

## 7.6 Electrical Characteristics: Receiver

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IT+}$	Positive-going differential input threshold voltage	$I_O = -8 \text{ mA}$			-0.02	V
$V_{IT-}$	Negative-going differential input threshold voltage	$I_O = 8 \text{ mA}$	-0.20			V
$V_{hys}$	Hysteresis voltage ( $V_{IT+} - V_{IT-}$ )			50		mV
$V_{IK}$	Enable-input clamp voltage	$I_I = -18 \text{ mA}$	-1.5			V
$V_O$	Output voltage	$V_{ID} = 200 \text{ mV}$ , $I_O = -8 \text{ mA}$ , See <a href="#">图 8-9</a>	2.4			V
		$V_{ID} = -200 \text{ mV}$ , $I_O = 8 \text{ mA}$ , See <a href="#">图 8-9</a>			0.4	
$I_{O(Z)}$	High-impedance-state output current	$V_O = 0$ or $V_{CC}$ , $\overline{RE}$ at $V_{CC}$	-1		1	$\mu\text{A}$
$I_A$ or $I_B$	Bus input current	SN65HVD31, SN65HVD32, SN65HVD34, SN65HVD35	$V_A$ or $V_B = 12 \text{ V}$ Other input at 0 V	0.05	0.1	mA
			$V_A$ or $V_B = 12 \text{ V}$ , $V_{CC} = 0 \text{ V}$ Other input at 0 V	0.06	0.1	
			$V_A$ or $V_B = -7 \text{ V}$ Other input at 0 V	-0.10	-0.04	
			$V_A$ or $V_B = -7 \text{ V}$ , $V_{CC} = 0 \text{ V}$ Other input at 0 V	-0.10	-0.03	
		SN65HVD30, SN65HVD33	$V_A$ or $V_B = 12 \text{ V}$ Other input at 0 V	0.20	0.35	mA
			$V_A$ or $V_B = 12 \text{ V}$ , $V_{CC} = 0 \text{ V}$ Other input at 0 V	0.24	0.4	
			$V_A$ or $V_B = -7 \text{ V}$ Other input at 0 V	-0.35	-0.18	
			$V_A$ or $V_B = -7 \text{ V}$ , $V_{CC} = 0 \text{ V}$ Other input at 0 V	-0.25	-0.13	
$I_{IH}$	Input current, $\overline{RE}$	$V_{IH} = 0.8 \text{ V}$ or $2 \text{ V}$	-60			$\mu\text{A}$
$C_{ID}$	Differential input capacitance	$V_{ID} = 0.4 \sin(4E6 \pi t) + 0.5 \text{ V}$ , DE at 0 V		15		pF

(1) All typical values are at 25°C and with a 3.3-V supply.

## 7.7 Device Power Dissipation - $P_D$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_D$	Power Dissipation (worst case) Driver and receiver enabled, 50% duty cycle square-wave signal at signaling rate: SN65HVD30, SN65HVD33 at 25 Mbps, SN65HVD31, SN65HVD34 at 5 Mbps, SN65HVD32, SN65HVD35 at 1 Mbps	SN65HVD30, SN65HVD33 $V_{CC} = 3.6 \text{ V}$ , $T_J = 140^\circ\text{C}$ , $R_L = 54 \Omega$ , $C_L = 50 \text{ pF}$ (driver), $C_L = 15 \text{ pF}$ (receiver)			197	mW
		SN65HVD31, SN65HVD34 $V_{CC} = 3.6 \text{ V}$ , $T_J = 140^\circ\text{C}$ , $R_L = 54 \Omega$ , $C_L = 50 \text{ pF}$ (driver), $C_L = 15 \text{ pF}$ (receiver)			213	
		SN65HVD32, SN65HVD35 $V_{CC} = 3.6 \text{ V}$ , $T_J = 140^\circ\text{C}$ , $R_L = 54 \Omega$ , $C_L = 50 \text{ pF}$ (driver), $C_L = 15 \text{ pF}$ (receiver)			248	
$T_{SD}$	Thermal Shut-down Junction Temperature			170		°C

## 7.8 Supply Current Characteristics

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>CC</sub>	Supply current	SN65HVD30	D at 0 V or V <sub>CC</sub> and No Load		2.1	mA
		SN65HVD31, SN65HVD32		3.8	6.4	
		SN65HVD33	RE at 0 V, D at 0 V or V <sub>CC</sub> , DE at 0 V, No load (Receiver enabled and driver disabled)		1.8	mA
		SN65HVD34, SN65HVD35		2.2		
		SN65HVD33, SN65HVD34, SN65HVD35	RE at V <sub>CC</sub> , D at V <sub>CC</sub> , DE at 0 V, No load (Receiver disabled and driver disabled)	0.022	1	μA
		SN65HVD33	RE at 0 V, D at 0 V or V <sub>CC</sub> , DE at V <sub>CC</sub> , No load (Receiver enabled and driver enabled)		2.1	mA
		SN65HVD34, SN65HVD35		6.5		
		SN65HVD33	RE at V <sub>CC</sub> , D at 0 V or V <sub>CC</sub> , DE at V <sub>CC</sub> No load (Receiver disabled and driver enabled)		1.8	mA
SN65HVD34, SN65HVD35	6.2					

(1) All typical values are at 25°C and with a 3.3-V supply.

## 7.9 Switching Characteristics: Driver

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	SN65HVD30, SN65HVD33	4	10	18	ns
		SN65HVD31, SN65HVD34	25	38	65	
		SN65HVD32, SN65HVD35	120	175	305	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	SN65HVD30, SN65HVD33	4	9	18	ns
		SN65HVD31, SN65HVD34	25	38	65	
		SN65HVD32, SN65HVD35	120	175	305	
t <sub>r</sub>	Differential output signal rise time	SN65HVD30, SN65HVD33	2.5	5	12	ns
		SN65HVD31, SN65HVD34	20	37	60	
		SN65HVD32, SN65HVD35	120	185	300	
t <sub>f</sub>	Differential output signal fall time	SN65HVD30, SN65HVD33	2.5	5	12	ns
		SN65HVD31, SN65HVD34	20	35	60	
		SN65HVD32, SN65HVD35	120	180	300	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	SN65HVD30, SN65HVD33		0.6		ns
		SN65HVD31, SN65HVD34		2.0		
		SN65HVD32, SN65HVD35		5.1		

## 7.9 Switching Characteristics: Driver (continued)

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PZH1</sub>	Propagation delay time, high-impedance-to-high-level output	SN65HVD33			45	ns
		SN65HVD34			235	
		SN65HVD35			490	
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output	SN65HVD33	R <sub>L</sub> = 110 Ω, $\overline{RE}$ at 0 V, D = 3 V and S1 = Y, or D = 0 V and S1 = Z See <a href="#">Fig 8-7</a>		25	ns
		SN65HVD34			65	
		SN65HVD35			165	
t <sub>PZL1</sub>	Propagation delay time, high-impedance-to-low-level output	SN65HVD33	R <sub>L</sub> = 110 Ω, $\overline{RE}$ at 0 V, D = 3 V and S1 = Z, or D = 0 V and S1 = Y See <a href="#">Fig 8-8</a>		35	ns
		SN65HVD34			190	
		SN65HVD35			490	
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output	SN65HVD33	See <a href="#">Fig 8-8</a>		30	ns
		SN65HVD34			120	
		SN65HVD35			290	
t <sub>PZH1</sub> , t <sub>PZL1</sub>	Driver enable delay with bus voltage offset	V <sub>O</sub> = 2 V (Typ)		500	900	ns
t <sub>PZH2</sub>	Propagation delay time, standby-to-high-level output	R <sub>L</sub> = 110 Ω, $\overline{RE}$ at 3 V, D = 3 V and S1 = Y, or D = 0 V and S1 = Z See <a href="#">Fig 8-7</a>			4000	ns
t <sub>PZL2</sub>	Propagation delay time, standby-to-low-level output	R <sub>L</sub> = 110 Ω, $\overline{RE}$ at 3 V, D = 3 V and S1 = Z, or D = 0 V and S1 = Y See <a href="#">Fig 8-8</a>			4000	ns

(1) All typical values are at 25°C and with a 3.3-V supply.

## 7.10 Switching Characteristics: Receiver

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	SN65HVD30, SN65HVD33		26	45	ns
		SN65HVD31, SN65HVD32, SN65HVD34, SN65HVD35		47	70	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	SN65HVD30, SN65HVD33	V <sub>ID</sub> = - 1.5 V to 1.5 V, C <sub>L</sub> = 15 pF, See <a href="#">Fig 8-10</a>	29	45	ns
		SN65HVD31, SN65HVD32, SN65HVD34, SN65HVD35		49	70	ns
t <sub>sk(p)</sub>	Pulse skew ((t <sub>PHL</sub> - t <sub>PLH</sub> ))	SN65HVD30, SN65HVD33		7	ns	
		SN65HVD31, SN65HVD34, SN65HVD32, SN65HVD35		10	ns	
t <sub>r</sub>	Output signal rise time			5	ns	
t <sub>f</sub>	Output signal fall time			6	ns	
t <sub>PHZ</sub>	Output disable time from high level	DE at 3 V		20	ns	
t <sub>PZH1</sub>	Output enable time to high level	C <sub>L</sub> = 15 pF, See <a href="#">Fig 8-11</a>		20	ns	
t <sub>PZH2</sub>	Propagation delay time, standby-to-high-level output	DE at 0 V		4000	ns	
t <sub>PLZ</sub>	Output disable time from low level	DE at 3 V		20	ns	
t <sub>PZL1</sub>	Output enable time to low level	C <sub>L</sub> = 15 pF, See <a href="#">Fig 8-12</a>		20	ns	
t <sub>PZL2</sub>	Propagation delay time, standby-to-low-level output	DE at 0 V		4000	ns	

(1) All typical values are at 25°C and with a 3.3-V supply.

### 7.11 Dissipation Ratings

PACKAGE	JEDEC THERMAL MODEL	T <sub>A</sub> < 25°C RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C RATING	T <sub>A</sub> = 105°C RATING	T <sub>A</sub> = 125°C RATING
8-pin D (SOIC)	Low k	625 mW	5 mW/°C	325 mW		
	High k	1000 mW	8 mW/°C	520 mW	360 mW	
14-pin D (SOIC)	Low k	765 mW	6.1 mW/°C	400 mW	275 mW	
	High k	1350 mW	10.8 mW/°C	705 mW	485 mW	270 mW
20-pin RHL (VQFN)	High k	1710 mW	13.7 mW/°C	890 mW	6150 mW	340 mW

### 7.12 Typical Characteristics




图 7-1. SN65HVD30, SN65HVD33 RMS Supply Current vs Signaling Rate




图 7-2. SN65HVD31, SN65HVD34 RMS Supply Current vs Signaling Rate




图 7-3. SN65HVD32, SN65HVD35 RMS Supply Current vs Signaling Rate




图 7-4. SN65HVD30, SN65HVD33 Bus Input Current vs Input Voltage

### 7.12 Typical Characteristics (continued)




图 7-5. SN65HVD31, SN65HVD32, SN65HVD34, SN65HVD35 Bus Input Current vs Input Voltage




图 7-6. Driver Output Voltage vs Driver Output Current




图 7-7. Driver Differential Output Voltage vs Driver Output Current




图 7-8. Driver Differential Output Voltage vs Free-Air Temperature




图 7-9. Driver Output Current vs Supply Voltage




图 7-10. SN65HVD30, SN65HVD33 Driver Propagation Delay vs Free-Air Temperature

## 7.12 Typical Characteristics (continued)




图 7-11. SN65HVD30, SN65HVD33 Driver Rise and Fall Time vs Free-Air Temperature




图 7-12. Receiver Threshold vs Ambient Temperature




图 7-13. Receiver Threshold vs Common-Mode Voltage




图 7-14. Supply Current vs Free-Air Temperature






图 7-15. Enable Time vs Common-Mode Voltage (see 图 8-1)


## Parameter Measurement Information



Copyright © 2017, Texas Instruments Incorporated


The time  $t_{pZL(x)}$  is the measure from DE to  $V_{OD}(x)$ .  $V_{OD}$  is valid when it is greater than 1.5 V.

**图 8-1. Driver Enable Time From DE to  $V_{OD}$**



Copyright © 2017, Texas Instruments Incorporated

**图 8-2. Driver  $V_{OD}$  Test Circuit and Voltage and Current Definitions**



Copyright © 2017, Texas Instruments Incorporated

**图 8-3. Driver  $V_{OD}$  With Common-Mode Loading Test Circuit**







图 8-4.  $V_{OD(RING)}$  Waveform and Definitions


$V_{OD(RING)}$  is measured at four points on the output waveform, corresponding to overshoot and undershoot from the  $V_{OD(H)}$  and  $V_{OD(L)}$  steady state values.



Input: PRR = 500 kHz, 50% Duty Cycle,  $t_r < 6ns$ ,  $t_f < 6ns$ ,  $Z_O = 50 \Omega$

Copyright © 2017, Texas Instruments Incorporated

图 8-5. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r < 6 \text{ ns}$ ,  $t_f < 6 \text{ ns}$ ,  $Z_O = 50 \Omega$

Copyright © 2017, Texas Instruments Incorporated

图 8-6. Driver Switching Test Circuit and Voltage Waveforms






图 8-7. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Copyright © 2017, Texas Instruments Incorporated

图 8-8. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Copyright © 2017, Texas Instruments Incorporated

图 8-9. Receiver Voltage and Current Definitions




Copyright © 2017, Texas Instruments Incorporated

图 8-10. Receiver Switching Test Circuit and Voltage Waveforms




Copyright © 2017, Texas Instruments Incorporated

图 8-11. Receiver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms



Copyright © 2017, Texas Instruments Incorporated

图 8-12. Receiver Enable Time From Standby (Driver Disabled)



Copyright © 2017, Texas Instruments Incorporated

图 8-13. Test Circuit, Transient Over Voltage Test


## 8 Detailed Description

### 8.1 Overview

The SN65HVD3x devices are low-power, full-duplex RS-485 transceivers available in three speed grades suitable for data transmission of 1 Mbps, 5 Mbps, and 50 Mbps.

The SN65HVD30, SN65HVD31, and SN65HVD32 devices are fully enabled with no external enabling pins. The SN65HVD33, SN65HVD34, and SN65HVD35 devices have active-high driver enables and active-low receiver enables. A standby current of less than 1  $\mu$ A can be achieved by disabling both driver and receiver.


### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Low-Power Standby Mode

When both the driver and receiver are disabled ( $\overline{RE}$  is high and DE is low), the device is in standby mode. If the enable inputs are in this state for less than 60 ns, the device does not enter standby mode. This guards against inadvertently entering standby mode during driver or receiver enabling. The device in standby mode only when the enable inputs are held in this state for 300 ns or more. In this low-power standby mode, most internal circuitry is powered down, and the supply current is typically less than 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.



**图 8-1. Low-Power Standby Logic Diagram**

If only the driver is re-enabled (DE transitions to high) the driver outputs are driven according to the D input after the enable times given by  $t_{PZH2}$  and  $t_{PZL2}$  in the driver switching characteristics. If the D input is open when the driver is enabled, the driver output defaults to Y low and Z high, in accordance with the driver-failsafe feature.

If only the receiver is re-enabled ( $\overline{RE}$  transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by  $t_{PZH2}$  and  $t_{PZL2}$  in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the failsafe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input. Note that the state of the active driver affects the inputs to the receiver. Therefore, the receiver outputs are valid as soon as the driver outputs are valid.

### 8.3.2 Driver Output Current Limiting

The RS-485 standard (ANSI/TIA/EIA-485-A or equivalently ISO 8482) specifies a 250-mA driver output current limit to prevent damage caused by data contention on the bus. That applies in the event that two or more transceivers drive the bus to opposing states at the same time. The SN65HVD3x family of devices includes current-limiting circuitry that prevents damage under these conditions.

---

#### 备注

This current limit prevents damage during the bus contention, but the logic state of the bus can be indeterminate as specified by the standard, so communication errors can occur.

---

In a specific combination of circumstances, a condition can occur in which current through the bus pin exceeds the 250-mA limit. This combination of conditions is not normally included in RS-485 applications:

- Loading capacitance on the pin is less than 500 pF
- The bus pin is directly connected to a voltage more negative than  $-1\text{ V}$
- The device is supplied with  $V_{CC}$  equal to or greater than 3.3 V
- The driver is enabled
- The bus pin is driving to the logic high state

In these specific conditions, the normal current-limit circuitry and thermal-shutdown circuitry does not limit or shutdown the current flow. If the current is allowed to continue, the device heats up in a localized area near the driver outputs, and the device can be damaged.

Typical RS-485 twisted-pair cable has a capacitance of approximately 50 pF/meter. Therefore, it is expected that 10 meters of cable can provide sufficient capacitance to prevent this latch-up condition.

The  $-7$  to  $+12\text{-V}$  common mode range specified by RS-485 is intended to allow communication between transceivers separated by significant distances when ground offsets may occur due to temporary current surges, electrical noise, and so on. Under those circumstances, the inherent cable needed to connect separated transceivers ensures that the conditions previously listed do not occur. For a transceiver separated by only a short cable length or backplane applications, it is unusual for there to be a steady-state negative common-mode voltage. It is possible for a negative power supply to be shorted to the bus lines due to miswiring or cable damage; however, this is a different root cause fault, and robust devices such as the SN65HVD178x family should be used for surviving power supply or miswiring faults.

The 250-mA current limit in the RS-485 standard is intended to prevent damage caused by data contention on the bus; that is, in the event that two or more transceivers drive the bus to different states at the same time. These devices are not damaged under these conditions because all RS-485 drivers have output impedance sufficient to prevent the direct connection condition stated previously. Typical RS-485 driver output impedance is on the order of  $10\ \Omega$  to  $30\ \Omega$ .

### 8.3.3 Hot-Plugging

These devices are designed to operate in *hot swap* or *hot pluggable* applications. Key features for hot-pluggable applications are:

- Power-up
- Power-down glitch-free operation
- Default disabled input/output pins

- Receiver failsafe

As shown in [图 7-9](#), an internal power-on reset circuit keeps the driver outputs in a high-impedance state until the supply voltage has reached a level at which the device reliably operates. This ensures that no spurious bits are transmitted on the bus pin outputs as the power supply turns on or turns off.

As shown in the [节 8.4](#), the enable inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device neither drives the bus nor reports data on the R pin until the associated controller actively drives the enable pins.

### 8.3.4 Receiver Failsafe

The differential receivers of the SN65HVD3x family are failsafe to invalid bus states caused by:

- Open bus conditions such as a disconnected connector
- Shorted bus conditions such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the input indeterminate range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input  $V_{ID}$  is more positive than 200 mV, and must output a low when  $V_{ID}$  is more negative than -200 mV. The receiver parameters which determine the failsafe performance are  $V_{IT+}$ ,  $V_{IT-}$ , and  $V_{HYS}$  (the separation between  $V_{IT+}$  and  $V_{IT-}$ ). As shown in the [Electrical Characteristics](#) table, differential signals more negative than -200 mV always cause a low receiver output, and differential signals more positive than 200 mV always cause a high receiver output.

When the differential input signal is close to zero, it is still above the  $V_{IT+}$  threshold, and the receiver output is high. Only when the differential input is more than  $V_{HYS}$  below  $V_{IT+}$  does the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value ( $V_{HYS}$ ) as well as the value of  $V_{IT+}$ .





图 8-2. SN65HVD30-35 Noise Immunity Under Bus Fault Conditions

### 8.3.5 Safe Operation With Bus Contention

These devices incorporate a driver current limit of 250 mA across the RS-485 common-mode range of -7 V to +12 V. As stated in the *Application Guidelines for TIA/EIA-485-A*<sup>1</sup>, this sets a practical limitation to prevent damage during bus contention events. Contention can occur during system initialization, during system faults, or whenever two or more drivers are active at the same time.

<sup>1</sup> TIA/EIA Telecommunications System Bulletin TSB89, *Application Guidelines for TIA/EIA-485-A*

图 8-3 shows a 2-node system to demonstrate bus contention by forcing both drivers to be active in opposing states.



Copyright © 2017, Texas Instruments Incorporated

图 8-3. Bus Contention Example

图 8-4 shows typical operation in a bus contention event. The bottom trace illustrates how the SN65HVD33 device at Node 1 continues normal operation after a contention event between the two drivers with a -7-V ground offset on Node 2. This illustrates how the SN65HVD3x family of devices operates robustly in spite of bus contention faults, even with large common-mode offsets.




图 8-4. SN65HVD3x Drivers Operate Correctly After Bus Contention Faults

## 8.4 Device Functional Modes

**表 8-1. SN65HVD33, SN65HVD34, SN65HVD35 Driver**

INPUTS		OUTPUTS	
D	DE	Y	Z
H	H	H	L
L	H	L	H
X	L or open	Z	Z
Open	H	L	H

**表 8-2. SN65HVD33, SN65HVD34, SN65HVD35  
Receiver**

DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$	ENABLE RE	OUTPUT R
$V_{ID} \leq -0.2\text{ V}$	L	L
$-0.2\text{ V} < V_{ID} < -0.02\text{ V}$	L	?
$-0.02\text{ V} \leq V_{ID}$	L	H
X	H or open	Z
Open Circuit	L	H
Idle circuit	L	H
Short Circuit, $V_{(A)} = V_{(B)}$	L	H


**表 8-3. SN65HVD30, SN65HVD31, SN65HVD32 Driver**

INPUT D	OUTPUTS	
	Y	Z
H	H	L
L	L	H
Open	L	H

**表 8-4. SN65HVD30, SN65HVD31, SN65HVD32  
Receiver**

DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$	OUTPUT R
$V_{ID} \leq -0.2\text{ V}$	L
$-0.2\text{ V} < V_{ID} < -0.02\text{ V}$	?
$-0.02\text{ V} \leq V_{ID}$	H
Open Circuit	H
Idle circuit	H
Short Circuit, $V_{(A)} = V_{(B)}$	H





Copyright © 2017, Texas Instruments Incorporated

图 8-5. Equivalent Input and Output Schematic Diagrams

表 8-5. Input Attenuator Resistance Values

PART NUMBER	R1, R2	R3
SN65HVD30, SN65HVD33	9 kΩ	45 kΩ
SN65HVD31, SN65HVD32, SN65HVD34, SN65HVD35	36 kΩ	180 kΩ

## 9 Application and Implementation


### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 9.1 Application Information

The SN65HVD3x family consists of full-duplex RS-485 transceivers commonly used for asynchronous data transmissions. Full-duplex implementation requires two signal pairs (four wires), and allows each node to transmit data on one pair while simultaneously receiving data on the other pair.

To eliminate line reflections, each cable end is terminated with a termination resistor ( $R_T$ ) whose value matches the characteristic impedance ( $Z_0$ ) of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




Copyright © 2017, Texas Instruments Incorporated

图 9-1. Typical RS-485 Network With Full-Duplex Transceivers

### 9.2 Typical Application

A full-duplex RS-485 network consists of multiple transceivers connecting in parallel to two bus cables. On one signal pair, a master driver transmits data to multiple slave receivers. The master driver and slave receivers can remain fully enabled at all times. On the other signal pair, multiple slave drivers transmit data to the master receiver. To avoid bus contention, the slave drivers must be intermittently enabled and disabled such that only one driver is enabled at any time, as in half-duplex communication. The master receiver can remain fully enabled at all times.

Because the driver cannot be disabled, only connect one driver to the bus when using the SN65HVD30, SN65HVD31, or SN65HVD32 devices.



Copyright © 2017, Texas Instruments Incorporated


**图 9-2. Full-Duplex Transceiver Configurations**

### 9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

#### 9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and bus length, meaning the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable can be without introducing data errors. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.



**图 9-3. Cable Length vs Data Rate Characteristic**

Even higher data rates are achievable (such as 26 Mbps for the SN65HVD30 and SN65HVD33 devices) in cases where the interconnect is short enough (or has suitably low attenuation at signal frequencies) to not degrade the data.

### 9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, must be as short as possible. Stubs present a nonterminated piece of bus line that can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub must be less than one-tenth of the rise time of the driver; thus giving a maximum physical stub length as shown in [方程式 1](#).

$$L_{\text{stub}} \leq 0.1 \times t_r \times v \times c \quad (1)$$

where:

- $t_r$  is the 10/90 rise time of the driver
- $c$  is the speed of light ( $3 \times 10^8$  m/s)
- $v$  is the signal velocity of the cable or trace as a factor of  $c$

Per [方程式 1](#), [表 9-1](#) shows the maximum cable-stub lengths for the minimum driver output rise times of the SN65HVD3x full-duplex family of transceivers for a signal velocity of 78%.

**表 9-1. Maximum Stub Length**


DEVICE	MINIMUM DRIVER OUTPUT RISE TIME (ns)	MAXIMUM STUB LENGTH	
		(m)	(ft)
SN65HVD30	4	0.1	0.3
SN65HVD31	25	0.6	1.9
SN65HVD32	120	2.8	9.2
SN65HVD33	4	0.1	0.3
SN65HVD34	25	0.6	1.9
SN65HVD35	120	2.8	9.2

### 9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k $\Omega$ . Because the SN65HVD30 and SN65HVD33 devices are 1/2 UL transceivers, it is possible to connect up to 64 receivers to the bus. Likewise, the SN65HVD31, SN65HVD32, SN65HVD34, and SN65HVD35 devices are 1/8 UL transceivers that can support up to 256 receivers.

### 9.2.2 Detailed Design Procedure

To protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary (see 图 9-4).




Copyright © 2017, Texas Instruments Incorporated

图 9-4. Transient Protection Against ESD, EFT, and Surge Transients

表 9-2. Bill of Materials

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER
XCVR	3.3-V Full-Duplex RS-485 Transceiver	SN65HVD33	TI
R1, R2	10-Ω, Pulse-Proof Thick-Film Resistor	CRCW060310RJNEAHP	Vishay
TVS	Bidirectional 400-W Transient Suppressor	CDSOT23-SM712	Bourns

### 9.2.3 Application Curve



Signals from top to bottom: D, Y, Z, VOD

图 9-5. SN65HVD33 Transient Waveform

### 9.3 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply must be decoupled with a 100-nF ceramic capacitor located as close as possible to the supply pins. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps compensate for the resistance and inductance of the PCB power planes.

### 9.4 Layout

#### 9.4.1 Layout Guidelines

Robust and reliable bus-node design often requires the use of external transient protection devices to protect against EFT and surge transients that can occur in industrial environments. Because these transients have a wide frequency bandwidth (from approximately 3 MHz to 3 GHz), high-frequency layout techniques must be applied during PCB design.

- Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
- Use  $V_{CC}$  and ground planes to provide low-inductance. High-frequency currents follow the path of least inductance and not the path of least impedance.
- Design the protection components into the direction of the signal path. Do not force the transients currents to divert from the signal path to reach the protection device.
- Apply 100-nF to 220-nF bypass capacitors as close as possible to the  $V_{CC}$  pins of transceiver, UART, and controller ICs on the board.
- Use at least two vias for  $V_{CC}$  and ground connections of bypass capacitors and protection devices to minimize effective via inductance.
- Use 1-k $\Omega$  to 10-k $\Omega$  pullup or pulldown resistors for enable lines to limit noise currents in these lines during transient events.
- Insert series pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs), which reduces the transients to a few hundred volts of clamping voltage and transient blocking units (TBUs) that limit transient current to 200 mA.

#### 9.4.2 Layout Example




图 9-6. SN65HVD33 Layout Example

## 10 Device and Documentation Support

### 10.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 10.2 支持资源

**TI E2E™ 支持论坛** 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 10.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 10.5 术语表

**TI 术语表** 本术语表列出并解释了术语、首字母缩略词和定义。

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD30D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	VP30	
SN65HVD30DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP30	Samples
SN65HVD30DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP30	Samples
SN65HVD31D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	VP31	
SN65HVD31DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP31	Samples
SN65HVD32DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP32	Samples
SN65HVD33DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD33	Samples
SN65HVD33DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD33	Samples
SN65HVD33RHRLR	ACTIVE	VQFN	RHL	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	65HVD33	Samples
SN65HVD33RHRLT	ACTIVE	VQFN	RHL	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	65HVD33	Samples
SN65HVD34D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 85	65HVD34	
SN65HVD34DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD34	Samples
SN65HVD35DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD35	Samples
SN65HVD35DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD35	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.



**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

- (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN65HVD30, SN65HVD33 :**

- Enhanced Product : [SN65HVD30-EP](#), [SN65HVD33-EP](#)

NOTE: Qualified Version Definitions:

- Enhanced Product - Supports Defense, Aerospace and Medical Applications

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD30DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD30DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD31DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD31DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD32DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD32DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD33DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD33DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD33RHRLR	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
SN65HVD33RHHLT	VQFN	RHL	20	250	180.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
SN65HVD34DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD35DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD30DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD30DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD31DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD31DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD32DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD32DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD33DR	SOIC	D	14	2500	356.0	356.0	35.0
SN65HVD33DR	SOIC	D	14	2500	356.0	356.0	35.0
SN65HVD33RHLR	VQFN	RHL	20	3000	356.0	356.0	35.0
SN65HVD33RHLLT	VQFN	RHL	20	250	210.0	185.0	35.0
SN65HVD34DR	SOIC	D	14	2500	356.0	356.0	35.0
SN65HVD35DR	SOIC	D	14	2500	356.0	356.0	35.0


## GENERIC PACKAGE VIEW

**RHL 20**

**VQFN - 1 mm max height**

**3.5 x 4.5 mm, 0.5 mm pitch**


PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.


4205346/L





NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - $\triangle C$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - $\triangle D$  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
 EXPOSED METAL SHOWN  
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024，德州仪器 (TI) 公司