









SN74AC14-Q1

ZHCS194B - JUNE 2011 - REVISED JULY 2024

# SN74AC14-Q1汽车级六路施密特触发反相器

# 1 特性

- 符合汽车应用要求
- 2V 至 6V V<sub>CC</sub> 运行
- 输入电压高达 6V

# 2 说明

该施密特触发器件包含六个独立的反相器。这些器件执 行布尔函数  $Y = \overline{A}$ 。

## 封装信息

器件型号	器件型号 對裝 <sup>(1)</sup> 對裝尺寸 <sup>(2)</sup>		本体尺寸(3)				
SN74AC14-Q1	3.00mm × 2.50mm	3.00mm × 2.50mm					
	' ' '	5mm x 6.4mm	5.00mm x 4.4mm				

- 有关更多信息,请参阅节 10。
- (2) 封装尺寸 ( 长  $\times$  宽 ) 为标称值,并包括引脚 ( 如适用 ) 。
- 本体尺寸(长×宽)为标称值,不包括引脚。



English Data Sheet: SCAS915



# **Table of Contents**

1 特性	1
2 说明	
3 Pin Configuration and Functions	
4 Specifications	
4.1 Absolute Maximum Ratings	4
4.2 Recommend Operating Conditions	4
4.3 Thermal Information	4
4.4 Electrical Characteristics	<mark>5</mark>
4.5 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V	<mark>5</mark>
4.6 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V	5
4.7 Operating Characteristics	6
5 Parameter Measurement Information	7
6 Detailed Description	8
6.1 Overview	8
6.2 Functional Block Diagram	8

6.3 Device Functional Modes	8
7 Application and Implementation	
7.1 Power Supply Recommendations	
7.2 Layout	9
8 Device and Documentation Support	
8.1 Documentation Support	10
8.2 接收文档更新通知	10
8.3 支持资源	10
8.4 Trademarks	10
8.5 静电放电警告	10
8.6 术语表	10
9 Revision History	10
10 Mechanical, Packaging, and Orderable	
Information	11



# 3 Pin Configuration and Functions




图 3-1. PW Package, 14-Pin TSSOP (Top View)




图 3-2. BQA Package, 14-Pin WQFN (Top View)

PIN		I/O	DESCRIPTION
NAME	N.O.	- 1/0	DESCRIPTION
1A	1	Input	Channel 1, Input A
1Y	2	Output	Channel 1, Output Y
2A	3	Input	Channel 2, Input A
2Y	4	Output	Channel 2, Output Y
3A	5	Input	Channel 3, Input A
3Y	6	Output	Channel 3, Output Y
GND	7	_	Ground
4Y	8	Output	Channel 4, Output Y
4A	9	Input	Channel 4, Input A
5Y	10	Output	Channel 5, Output Y
5A	11	Input	Channel 5, Input A
6Y	12	Output	Channel 6, Output Y
6A	13	Input	Channel 6, Input A
V <sub>CC</sub>	14	_	Positive Supply
NC		_	Not internally connected
Thermal Pad	(1)	_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.

<sup>(1)</sup> BQA package only.



# 4 Specifications

## 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>(2)</sup>	Input voltage range		-0.5	V <sub>CC</sub> + 0.5	V
V <sub>O</sub> <sup>(2)</sup>	Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	$(V_I < 0 \text{ or } V_I > V_{CC})$		±20	mA
I <sub>OK</sub>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
Io	Continuous output current	(V <sub>O</sub> = 0 to V <sub>CC</sub> )		±50	mA
	Continuous current through V <sub>CC</sub> or GND			±200	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 4.2 Recommend Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	6	V
VI	Input voltage		0	V <sub>CC</sub>	V
Vo	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub> High-le		V <sub>CC</sub> = 3 V		-12	
	High-level output current	V <sub>CC</sub> = 4.5 V		-24	mA
		V <sub>CC</sub> = 5.5 V		-24	
		V <sub>CC</sub> = 3 V		12	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 4.5 V		24	mA
		V <sub>CC</sub> = 5.5 V		24	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 4.3 Thermal Information

		SN74AC14-Q1		
THERMAL METRIC(1)	BQA (WQFN)	PW (TSSOP)	UNIT	
	14 PINS	14 PINS		
R <sub>0 JA</sub> Junction-to-ambient thermal resistance	93.4	148	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

*提交文档反馈* Copyright © 2024 Texas Instruments Incorporated

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



#### 4.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T,	<sub>λ</sub> = 25°C		MIN MAX		UNIT
PARAMETER		V <sub>CC</sub>	MIN	TYP	MAX	IVIIIN	MAX	ONIT
V <sub>T+</sub>		3 V	0.8	1.8	2.2	0.8	2.2	
Positive-going		4.5 V	1.5	2.6	3.2	1.5	3.2	V
threshold		5.5 V	1.6	3.2	3.9	1.6	3.9	
V <sub>T-</sub>		3 V	0.5	8.0	1	0.5	1.2	
Negative-going		4.5 V	0.9	1.4	1.8	0.9	1.8	V
threshold		5.5 V	1.1	1.8	2.3	1.1	2.3	
ΔV <sub>T</sub>		3 V	0.3	1	1.2	0.3	1.2	
Hysteresis		4.5 V	0.4	1.2	1.4	0.4	1.4	V
$(V_{T+} - V_{T-})$		5.5 V	0.5	1.4	1.6	0.5	1.6	
		3 V	2.9			2.9		V
	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		
V		5.5 V	5.4			5.4		
V <sub>OH</sub>	I <sub>OH</sub> = -12 mA	3 V	2.56			2.4		V
	I <sub>OH</sub> = -24 mA	4.5 V	3.86			3.7		
	10H24 IIIA	5.5 V	4.86			4.7		
		3 V			0.1		0.1	
	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	
$V_{OL}$		5.5 V			0.1		0.1	V
VOL	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	V
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5	
	IOL - 24 IIIA	5.5 V			0.36		0.5	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	μА
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		40	μА
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5				pF

# 4.5 Switching Characteristics, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER FROM		FROM TO		T <sub>A</sub> = 25°C			MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	IVIAA	ONII
t <sub>PLH</sub>	^	Y	1.5	5	10	1.5	12	ns
t <sub>PHL</sub>			<b>Y</b>	1.5	5	8.5	1.5	10

# 4.6 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V ± 0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	TA	= 25°C		MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	IVIAA	UNII
t <sub>PLH</sub>	^	Y	1.5	6	13.5	1.0	16	ns
t <sub>PHL</sub>			ī	1.5	6	11.5	1.0	14

提交文档反馈

5




# **4.7 Operating Characteristics**

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

PARAMETER		TEST CO	NDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 1 MHz	30	pF



# **5 Parameter Measurement Information**



- C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

图 5-1. Load Circuit and Voltage Waveforms

# **6 Detailed Description**

#### 6.1 Overview

This Schmitt-trigger device contain six independent inverters. They perform the Boolean function Y = A/. Because of the Schmitt action, they have different input threshold levels for positive-going  $(V_{T+})$  and for negative-going  $(V_{T-})$  signals.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean, jitter-free output signals. They also have a greater noise margin than conventional inverters.

## 6.2 Functional Block Diagram



图 6-1. Logic Diagram Each Inverter (Positive Logic)

#### **6.3 Device Functional Modes**

表 6-1. Function Table

INPUT	OUTPUT
Α	Y
Н	L
L	Н

# 7 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 元件规格, TI 不担保其准确性和完整性。TI 的客户负责确定元件是否适合其用途,以及验证和测试其设计实现以确认系统功能。

## 7.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the #4.2.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$  F is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu$  F or 0.022  $\mu$  F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$  F and a 1  $\mu$  F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 7.2 Layout

## 7.2.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in  $\dagger$  7.2.2 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 7.2.2 Layout Example




图 7-1. Example Layout for the SN74AC14-Q1

Product Folder Links: SN74AC14-Q1



## 8 Device and Documentation Support

## **8.1 Documentation Support**

#### 8.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### 表 8-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74AC14-Q1	Click here	Click here	Click here	Click here	Click here	

# 8.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

## 8.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

## 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 8.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

#### 9 Revision History

注:以前版本的页码可能与当前版本的页码不同

С	hanges from Revision A (May 2023) to Revision B (July 2024)	Page
•	向 <i>封装信息</i> 表、"引脚配置和功能"部分以及 <i>热性能信息</i> 表中添加了 BQA 封装尺寸	1
•	向 <i>封装信息</i> 表中添加了封装尺寸	1
•	Updated R θ JA values: PW = 113 to 148, all values in °C/W	4
•	Updated Layout Example image	9
C	hanges from Revision * (June 2011) to Revision A (May 2023)	Page

Copyright © 2024 Texas Instruments Incorporated



# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

11

近义义归汉顷

www.ti.com 15-Aug-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AC14QPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AC14Q	Samples
SN74AC14WBQARQ1	ACTIVE	WQFN	BQA	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AC14Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 15-Aug-2024

#### OTHER QUALIFIED VERSIONS OF SN74AC14-Q1:

Catalog: SN74AC14

• Military : SN54AC14

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

www.ti.com 25-Sep-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AC14QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AC14QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AC14WBQARQ1	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1



www.ti.com 25-Sep-2024




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AC14QPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74AC14QPWRQ1	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74AC14WBQARQ1	WQFN	BQA	14	3000	210.0	185.0	35.0

2.5 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司